summaryrefslogtreecommitdiff
path: root/tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt')
-rw-r--r--tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt b/tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
index 96e0c0f43..60be1d71b 100644
--- a/tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.054141 # Nu
sim_ticks 54141000500 # Number of ticks simulated
final_tick 54141000500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1173010 # Simulator instruction rate (inst/s)
-host_op_rate 1178851 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 700951539 # Simulator tick rate (ticks/s)
-host_mem_usage 393548 # Number of bytes of host memory used
-host_seconds 77.24 # Real time elapsed on the host
+host_inst_rate 2113722 # Simulator instruction rate (inst/s)
+host_op_rate 2124249 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1263089948 # Simulator tick rate (ticks/s)
+host_mem_usage 393096 # Number of bytes of host memory used
+host_seconds 42.86 # Real time elapsed on the host
sim_insts 90602408 # Number of instructions simulated
sim_ops 91053639 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -193,7 +193,9 @@ system.cpu.op_class::FloatAdd 0 0.00% 70.10% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 70.10% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 70.10% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 70.10% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 70.10% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 70.10% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 70.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 70.10% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 70.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 70.10% # Class of executed instruction
@@ -215,8 +217,10 @@ system.cpu.op_class::SimdFloatMisc 15 0.00% 70.10% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 2 0.00% 70.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 70.10% # Class of executed instruction
-system.cpu.op_class::MemRead 22475911 24.68% 94.79% # Class of executed instruction
-system.cpu.op_class::MemWrite 4744844 5.21% 100.00% # Class of executed instruction
+system.cpu.op_class::MemRead 22475905 24.68% 94.79% # Class of executed instruction
+system.cpu.op_class::MemWrite 4744822 5.21% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 6 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 22 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 91054081 # Class of executed instruction