summaryrefslogtreecommitdiff
path: root/tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.json
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.json')
-rw-r--r--tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.json237
1 files changed, 146 insertions, 91 deletions
diff --git a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.json b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.json
index b426b3129..7a602fb3c 100644
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.json
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.json
@@ -6,42 +6,48 @@
"mmap_using_noreserve": false,
"kernel_addr_check": true,
"membus": {
- "slave": {
- "peer": [
- "system.system_port",
- "system.cpu.l2cache.mem_side"
- ],
- "role": "SLAVE"
- },
- "name": "membus",
"point_of_coherency": true,
- "snoop_filter": null,
+ "system": "system",
+ "response_latency": 2,
+ "cxx_class": "CoherentXBar",
"forward_latency": 4,
"clk_domain": "system.clk_domain",
- "system": "system",
"width": 16,
"eventq_index": 0,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
"master": {
"peer": [
"system.physmem.port"
],
"role": "MASTER"
},
- "response_latency": 2,
- "cxx_class": "CoherentXBar",
+ "type": "CoherentXBar",
+ "frontend_latency": 3,
+ "slave": {
+ "peer": [
+ "system.system_port",
+ "system.cpu.l2cache.mem_side"
+ ],
+ "role": "SLAVE"
+ },
+ "p_state_clk_gate_min": 1000,
+ "snoop_filter": null,
+ "power_model": null,
"path": "system.membus",
"snoop_response_latency": 4,
- "type": "CoherentXBar",
- "use_default_range": false,
- "frontend_latency": 3
+ "name": "membus",
+ "p_state_clk_gate_bins": 20,
+ "use_default_range": false
},
"symbolfile": "",
"readfile": "",
"thermal_model": null,
"cxx_class": "System",
+ "work_begin_cpu_id_exit": -1,
"load_offset": 0,
"work_begin_exit_count": 0,
- "work_end_ckpt_count": 0,
+ "p_state_clk_gate_min": 1000,
"memories": [
"system.physmem"
],
@@ -61,7 +67,8 @@
},
"mem_ranges": [],
"eventq_index": 0,
- "work_begin_cpu_id_exit": -1,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
"dvfs_handler": {
"enable": false,
"name": "dvfs_handler",
@@ -87,16 +94,25 @@
},
"cache_line_size": 64,
"boot_osflags": "a",
+ "system_port": {
+ "peer": "system.membus.slave[0]",
+ "role": "MASTER"
+ },
"physmem": {
"range": "0:134217727",
"latency": 30000,
"name": "physmem",
+ "p_state_clk_gate_min": 1000,
"eventq_index": 0,
+ "p_state_clk_gate_bins": 20,
+ "default_p_state": "UNDEFINED",
"clk_domain": "system.clk_domain",
+ "power_model": null,
"latency_var": 0,
"bandwidth": "73.000000",
"conf_table_reported": true,
"cxx_class": "SimpleMemory",
+ "p_state_clk_gate_max": 1000000000000,
"path": "system.physmem",
"null": false,
"type": "SimpleMemory",
@@ -106,6 +122,7 @@
},
"in_addr_map": true
},
+ "power_model": null,
"work_cpus_ckpt_count": 0,
"thermal_components": [],
"path": "system",
@@ -122,13 +139,11 @@
"type": "SrcClockDomain",
"domain_id": -1
},
+ "work_end_ckpt_count": 0,
"mem_mode": "timing",
"name": "system",
"init_param": 0,
- "system_port": {
- "peer": "system.membus.slave[0]",
- "role": "MASTER"
- },
+ "p_state_clk_gate_bins": 20,
"load_addr_mask": 1099511627775,
"cpu": [
{
@@ -143,61 +158,6 @@
"size": 48
},
"system": "system",
- "function_trace": false,
- "do_checkpoint_insts": true,
- "cxx_class": "TimingSimpleCPU",
- "max_loads_all_threads": 0,
- "clk_domain": "system.cpu_clk_domain",
- "function_trace_start": 0,
- "cpu_id": 0,
- "checker": null,
- "eventq_index": 0,
- "toL2Bus": {
- "slave": {
- "peer": [
- "system.cpu.icache.mem_side",
- "system.cpu.dcache.mem_side"
- ],
- "role": "SLAVE"
- },
- "name": "toL2Bus",
- "point_of_coherency": false,
- "snoop_filter": {
- "name": "snoop_filter",
- "system": "system",
- "max_capacity": 8388608,
- "eventq_index": 0,
- "cxx_class": "SnoopFilter",
- "path": "system.cpu.toL2Bus.snoop_filter",
- "type": "SnoopFilter",
- "lookup_latency": 0
- },
- "forward_latency": 0,
- "clk_domain": "system.cpu_clk_domain",
- "system": "system",
- "width": 32,
- "eventq_index": 0,
- "master": {
- "peer": [
- "system.cpu.l2cache.cpu_side"
- ],
- "role": "MASTER"
- },
- "response_latency": 1,
- "cxx_class": "CoherentXBar",
- "path": "system.cpu.toL2Bus",
- "snoop_response_latency": 1,
- "type": "CoherentXBar",
- "use_default_range": false,
- "frontend_latency": 1
- },
- "do_quiesce": true,
- "type": "TimingSimpleCPU",
- "profile": 0,
- "icache_port": {
- "peer": "system.cpu.icache.cpu_side",
- "role": "MASTER"
- },
"icache": {
"cpu_side": {
"peer": "system.cpu.icache_port",
@@ -205,47 +165,121 @@
},
"clusivity": "mostly_incl",
"prefetcher": null,
- "clk_domain": "system.cpu_clk_domain",
+ "system": "system",
"write_buffers": 8,
"response_latency": 2,
"cxx_class": "Cache",
"size": 131072,
"tags": {
"name": "tags",
+ "p_state_clk_gate_min": 1000,
"eventq_index": 0,
- "hit_latency": 2,
+ "p_state_clk_gate_bins": 20,
+ "default_p_state": "UNDEFINED",
"clk_domain": "system.cpu_clk_domain",
+ "power_model": null,
"sequential_access": false,
"assoc": 2,
"cxx_class": "LRU",
+ "p_state_clk_gate_max": 1000000000000,
"path": "system.cpu.icache.tags",
+ "hit_latency": 2,
"block_size": 64,
"type": "LRU",
"size": 131072
},
- "system": "system",
+ "clk_domain": "system.cpu_clk_domain",
"max_miss_count": 0,
"eventq_index": 0,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
"mem_side": {
"peer": "system.cpu.toL2Bus.slave[0]",
"role": "MASTER"
},
"type": "Cache",
"writeback_clean": true,
+ "p_state_clk_gate_min": 1000,
"hit_latency": 2,
- "demand_mshr_reserve": 1,
"tgts_per_mshr": 20,
+ "demand_mshr_reserve": 1,
+ "power_model": null,
"addr_ranges": [
"0:18446744073709551615"
],
"is_read_only": true,
"prefetch_on_access": false,
"path": "system.cpu.icache",
- "name": "icache",
"mshrs": 4,
+ "name": "icache",
+ "p_state_clk_gate_bins": 20,
"sequential_access": false,
"assoc": 2
},
+ "function_trace": false,
+ "do_checkpoint_insts": true,
+ "cxx_class": "TimingSimpleCPU",
+ "max_loads_all_threads": 0,
+ "clk_domain": "system.cpu_clk_domain",
+ "function_trace_start": 0,
+ "cpu_id": 0,
+ "checker": null,
+ "eventq_index": 0,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
+ "toL2Bus": {
+ "point_of_coherency": false,
+ "system": "system",
+ "response_latency": 1,
+ "cxx_class": "CoherentXBar",
+ "forward_latency": 0,
+ "clk_domain": "system.cpu_clk_domain",
+ "width": 32,
+ "eventq_index": 0,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
+ "master": {
+ "peer": [
+ "system.cpu.l2cache.cpu_side"
+ ],
+ "role": "MASTER"
+ },
+ "type": "CoherentXBar",
+ "frontend_latency": 1,
+ "slave": {
+ "peer": [
+ "system.cpu.icache.mem_side",
+ "system.cpu.dcache.mem_side"
+ ],
+ "role": "SLAVE"
+ },
+ "p_state_clk_gate_min": 1000,
+ "snoop_filter": {
+ "name": "snoop_filter",
+ "system": "system",
+ "max_capacity": 8388608,
+ "eventq_index": 0,
+ "cxx_class": "SnoopFilter",
+ "path": "system.cpu.toL2Bus.snoop_filter",
+ "type": "SnoopFilter",
+ "lookup_latency": 0
+ },
+ "power_model": null,
+ "path": "system.cpu.toL2Bus",
+ "snoop_response_latency": 1,
+ "name": "toL2Bus",
+ "p_state_clk_gate_bins": 20,
+ "use_default_range": false
+ },
+ "do_quiesce": true,
+ "type": "TimingSimpleCPU",
+ "profile": 0,
+ "icache_port": {
+ "peer": "system.cpu.icache.cpu_side",
+ "role": "MASTER"
+ },
+ "p_state_clk_gate_bins": 20,
+ "p_state_clk_gate_min": 1000,
"interrupts": [
{
"eventq_index": 0,
@@ -260,6 +294,7 @@
"role": "MASTER"
},
"socket_id": 0,
+ "power_model": null,
"max_insts_all_threads": 0,
"l2cache": {
"cpu_side": {
@@ -268,44 +303,54 @@
},
"clusivity": "mostly_incl",
"prefetcher": null,
- "clk_domain": "system.cpu_clk_domain",
+ "system": "system",
"write_buffers": 8,
"response_latency": 20,
"cxx_class": "Cache",
"size": 2097152,
"tags": {
"name": "tags",
+ "p_state_clk_gate_min": 1000,
"eventq_index": 0,
- "hit_latency": 20,
+ "p_state_clk_gate_bins": 20,
+ "default_p_state": "UNDEFINED",
"clk_domain": "system.cpu_clk_domain",
+ "power_model": null,
"sequential_access": false,
"assoc": 8,
"cxx_class": "LRU",
+ "p_state_clk_gate_max": 1000000000000,
"path": "system.cpu.l2cache.tags",
+ "hit_latency": 20,
"block_size": 64,
"type": "LRU",
"size": 2097152
},
- "system": "system",
+ "clk_domain": "system.cpu_clk_domain",
"max_miss_count": 0,
"eventq_index": 0,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
"mem_side": {
"peer": "system.membus.slave[1]",
"role": "MASTER"
},
"type": "Cache",
"writeback_clean": false,
+ "p_state_clk_gate_min": 1000,
"hit_latency": 20,
- "demand_mshr_reserve": 1,
"tgts_per_mshr": 12,
+ "demand_mshr_reserve": 1,
+ "power_model": null,
"addr_ranges": [
"0:18446744073709551615"
],
"is_read_only": false,
"prefetch_on_access": false,
"path": "system.cpu.l2cache",
- "name": "l2cache",
"mshrs": 20,
+ "name": "l2cache",
+ "p_state_clk_gate_bins": 20,
"sequential_access": false,
"assoc": 8
},
@@ -350,44 +395,54 @@
},
"clusivity": "mostly_incl",
"prefetcher": null,
- "clk_domain": "system.cpu_clk_domain",
+ "system": "system",
"write_buffers": 8,
"response_latency": 2,
"cxx_class": "Cache",
"size": 262144,
"tags": {
"name": "tags",
+ "p_state_clk_gate_min": 1000,
"eventq_index": 0,
- "hit_latency": 2,
+ "p_state_clk_gate_bins": 20,
+ "default_p_state": "UNDEFINED",
"clk_domain": "system.cpu_clk_domain",
+ "power_model": null,
"sequential_access": false,
"assoc": 2,
"cxx_class": "LRU",
+ "p_state_clk_gate_max": 1000000000000,
"path": "system.cpu.dcache.tags",
+ "hit_latency": 2,
"block_size": 64,
"type": "LRU",
"size": 262144
},
- "system": "system",
+ "clk_domain": "system.cpu_clk_domain",
"max_miss_count": 0,
"eventq_index": 0,
+ "default_p_state": "UNDEFINED",
+ "p_state_clk_gate_max": 1000000000000,
"mem_side": {
"peer": "system.cpu.toL2Bus.slave[1]",
"role": "MASTER"
},
"type": "Cache",
"writeback_clean": false,
+ "p_state_clk_gate_min": 1000,
"hit_latency": 2,
- "demand_mshr_reserve": 1,
"tgts_per_mshr": 20,
+ "demand_mshr_reserve": 1,
+ "power_model": null,
"addr_ranges": [
"0:18446744073709551615"
],
"is_read_only": false,
"prefetch_on_access": false,
"path": "system.cpu.dcache",
- "name": "dcache",
"mshrs": 4,
+ "name": "dcache",
+ "p_state_clk_gate_bins": 20,
"sequential_access": false,
"assoc": 2
},