summaryrefslogtreecommitdiff
path: root/tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini')
-rw-r--r--tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini57
1 files changed, 31 insertions, 26 deletions
diff --git a/tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini b/tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini
index 1dd8fc1b6..dfa7c1d18 100644
--- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini
+++ b/tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini
@@ -16,7 +16,6 @@ load_addr_mask=1099511627775
mem_mode=timing
memories=system.physmem system.funcmem
num_work_ids=16
-physmem=system.physmem
readfile=
symbolfile=
work_begin_ckpt_count=0
@@ -26,7 +25,7 @@ work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
-system_port=system.membus.port[1]
+system_port=system.membus.slave[1]
[system.cpu0]
type=MemTest
@@ -49,7 +48,7 @@ test=system.cpu0.l1c.cpu_side
[system.cpu0.l1c]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
@@ -70,7 +69,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu0.test
-mem_side=system.toL2Bus.port[1]
+mem_side=system.toL2Bus.slave[0]
[system.cpu1]
type=MemTest
@@ -93,7 +92,7 @@ test=system.cpu1.l1c.cpu_side
[system.cpu1.l1c]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
@@ -114,7 +113,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu1.test
-mem_side=system.toL2Bus.port[2]
+mem_side=system.toL2Bus.slave[1]
[system.cpu2]
type=MemTest
@@ -137,7 +136,7 @@ test=system.cpu2.l1c.cpu_side
[system.cpu2.l1c]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
@@ -158,7 +157,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu2.test
-mem_side=system.toL2Bus.port[3]
+mem_side=system.toL2Bus.slave[2]
[system.cpu3]
type=MemTest
@@ -181,7 +180,7 @@ test=system.cpu3.l1c.cpu_side
[system.cpu3.l1c]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
@@ -202,7 +201,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu3.test
-mem_side=system.toL2Bus.port[4]
+mem_side=system.toL2Bus.slave[3]
[system.cpu4]
type=MemTest
@@ -225,7 +224,7 @@ test=system.cpu4.l1c.cpu_side
[system.cpu4.l1c]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
@@ -246,7 +245,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu4.test
-mem_side=system.toL2Bus.port[5]
+mem_side=system.toL2Bus.slave[4]
[system.cpu5]
type=MemTest
@@ -269,7 +268,7 @@ test=system.cpu5.l1c.cpu_side
[system.cpu5.l1c]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
@@ -290,7 +289,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu5.test
-mem_side=system.toL2Bus.port[6]
+mem_side=system.toL2Bus.slave[5]
[system.cpu6]
type=MemTest
@@ -313,7 +312,7 @@ test=system.cpu6.l1c.cpu_side
[system.cpu6.l1c]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
@@ -334,7 +333,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu6.test
-mem_side=system.toL2Bus.port[7]
+mem_side=system.toL2Bus.slave[6]
[system.cpu7]
type=MemTest
@@ -357,7 +356,7 @@ test=system.cpu7.l1c.cpu_side
[system.cpu7.l1c]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
@@ -378,11 +377,13 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu7.test
-mem_side=system.toL2Bus.port[8]
+mem_side=system.toL2Bus.slave[7]
[system.funcmem]
-type=PhysicalMemory
+type=SimpleMemory
+conf_table_reported=false
file=
+in_addr_map=false
latency=30000
latency_var=0
null=false
@@ -392,7 +393,7 @@ port=system.cpu0.functional system.cpu1.functional system.cpu2.functional system
[system.l2c]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=8
block_size=64
forward_snoops=true
@@ -412,8 +413,8 @@ tgts_per_mshr=16
trace_addr=0
two_queue=false
write_buffers=8
-cpu_side=system.toL2Bus.port[0]
-mem_side=system.membus.port[0]
+cpu_side=system.toL2Bus.master[0]
+mem_side=system.membus.slave[0]
[system.membus]
type=Bus
@@ -423,17 +424,20 @@ clock=2
header_cycles=1
use_default_range=false
width=16
-port=system.l2c.mem_side system.system_port system.physmem.port[0]
+master=system.physmem.port[0]
+slave=system.l2c.mem_side system.system_port
[system.physmem]
-type=PhysicalMemory
+type=SimpleMemory
+conf_table_reported=false
file=
+in_addr_map=true
latency=30000
latency_var=0
null=false
range=0:134217727
zero=false
-port=system.membus.port[2]
+port=system.membus.master[0]
[system.toL2Bus]
type=Bus
@@ -443,5 +447,6 @@ clock=2
header_cycles=1
use_default_range=false
width=16
-port=system.l2c.cpu_side system.cpu0.l1c.mem_side system.cpu1.l1c.mem_side system.cpu2.l1c.mem_side system.cpu3.l1c.mem_side system.cpu4.l1c.mem_side system.cpu5.l1c.mem_side system.cpu6.l1c.mem_side system.cpu7.l1c.mem_side
+master=system.l2c.cpu_side
+slave=system.cpu0.l1c.mem_side system.cpu1.l1c.mem_side system.cpu2.l1c.mem_side system.cpu3.l1c.mem_side system.cpu4.l1c.mem_side system.cpu5.l1c.mem_side system.cpu6.l1c.mem_side system.cpu7.l1c.mem_side