diff options
Diffstat (limited to 'tests/quick/se/50.memtest/ref/alpha/linux/memtest')
-rw-r--r-- | tests/quick/se/50.memtest/ref/alpha/linux/memtest/stats.txt | 2928 |
1 files changed, 1501 insertions, 1427 deletions
diff --git a/tests/quick/se/50.memtest/ref/alpha/linux/memtest/stats.txt b/tests/quick/se/50.memtest/ref/alpha/linux/memtest/stats.txt index 5ed14465a..e56d497e2 100644 --- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest/stats.txt +++ b/tests/quick/se/50.memtest/ref/alpha/linux/memtest/stats.txt @@ -1,633 +1,656 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000761 # Number of seconds simulated -sim_ticks 761435500 # Number of ticks simulated -final_tick 761435500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000650 # Number of seconds simulated +sim_ticks 649827000 # Number of ticks simulated +final_tick 649827000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_tick_rate 112752764 # Simulator tick rate (ticks/s) -host_mem_usage 399024 # Number of bytes of host memory used -host_seconds 6.75 # Real time elapsed on the host -system.physmem.bytes_read::cpu0 92287 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1 88521 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2 93126 # Number of bytes read from this memory -system.physmem.bytes_read::cpu3 92216 # Number of bytes read from this memory -system.physmem.bytes_read::cpu4 93858 # Number of bytes read from this memory -system.physmem.bytes_read::cpu5 91205 # Number of bytes read from this memory -system.physmem.bytes_read::cpu6 94911 # Number of bytes read from this memory -system.physmem.bytes_read::cpu7 89917 # Number of bytes read from this memory -system.physmem.bytes_read::total 736041 # Number of bytes read from this memory -system.physmem.bytes_written::writebacks 486336 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0 5427 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1 5222 # Number of bytes written to this memory -system.physmem.bytes_written::cpu2 5377 # Number of bytes written to this memory -system.physmem.bytes_written::cpu3 5288 # Number of bytes written to this memory -system.physmem.bytes_written::cpu4 5289 # Number of bytes written to this memory -system.physmem.bytes_written::cpu5 5451 # Number of bytes written to this memory -system.physmem.bytes_written::cpu6 5508 # Number of bytes written to this memory -system.physmem.bytes_written::cpu7 5340 # Number of bytes written to this memory -system.physmem.bytes_written::total 529238 # Number of bytes written to this memory -system.physmem.num_reads::cpu0 11206 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1 11157 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2 11163 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu3 11261 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu4 11265 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu5 11258 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu6 11247 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu7 11104 # Number of read requests responded to by this memory -system.physmem.num_reads::total 89661 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 7599 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0 5427 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1 5222 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu2 5377 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu3 5288 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu4 5289 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu5 5451 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu6 5508 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu7 5340 # Number of write requests responded to by this memory -system.physmem.num_writes::total 50501 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0 121201336 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1 116255415 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2 122303202 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu3 121108091 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu4 123264544 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu5 119780336 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu6 124647459 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu7 118088794 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 966649178 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 638709385 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0 7127327 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1 6858099 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu2 7061662 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu3 6944777 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu4 6946091 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu5 7158847 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu6 7233705 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu7 7013069 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 695052962 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 638709385 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0 128328663 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1 123113514 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2 129364864 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu3 128052869 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu4 130210635 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu5 126939183 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu6 131881164 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu7 125101864 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1661702140 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 15611 # number of replacements -system.l2c.tagsinuse 803.524746 # Cycle average of tags in use -system.l2c.total_refs 152738 # Total number of references to valid blocks. -system.l2c.sampled_refs 16409 # Sample count of references to valid blocks. -system.l2c.avg_refs 9.308185 # Average number of references to valid blocks. +host_tick_rate 87337651 # Simulator tick rate (ticks/s) +host_mem_usage 355516 # Number of bytes of host memory used +host_seconds 7.44 # Real time elapsed on the host +system.physmem.bytes_read::cpu0 81682 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1 82403 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2 82634 # Number of bytes read from this memory +system.physmem.bytes_read::cpu3 80397 # Number of bytes read from this memory +system.physmem.bytes_read::cpu4 83903 # Number of bytes read from this memory +system.physmem.bytes_read::cpu5 81493 # Number of bytes read from this memory +system.physmem.bytes_read::cpu6 81053 # Number of bytes read from this memory +system.physmem.bytes_read::cpu7 80348 # Number of bytes read from this memory +system.physmem.bytes_read::total 653913 # Number of bytes read from this memory +system.physmem.bytes_written::writebacks 411392 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0 5392 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1 5164 # Number of bytes written to this memory +system.physmem.bytes_written::cpu2 5249 # Number of bytes written to this memory +system.physmem.bytes_written::cpu3 5478 # Number of bytes written to this memory +system.physmem.bytes_written::cpu4 5343 # Number of bytes written to this memory +system.physmem.bytes_written::cpu5 5429 # Number of bytes written to this memory +system.physmem.bytes_written::cpu6 5380 # Number of bytes written to this memory +system.physmem.bytes_written::cpu7 5399 # Number of bytes written to this memory +system.physmem.bytes_written::total 454226 # Number of bytes written to this memory +system.physmem.num_reads::cpu0 10933 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1 11024 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2 11066 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu3 11034 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu4 11012 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu5 10870 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu6 10997 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu7 10859 # Number of read requests responded to by this memory +system.physmem.num_reads::total 87795 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 6428 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0 5392 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1 5164 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu2 5249 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu3 5478 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu4 5343 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu5 5429 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu6 5380 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu7 5399 # Number of write requests responded to by this memory +system.physmem.num_writes::total 49262 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0 125698070 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1 126807596 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2 127163076 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu3 123720621 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu4 129115903 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu5 125407224 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu6 124730120 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu7 123645216 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1006287827 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 633079266 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0 8297593 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1 7946730 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu2 8077534 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu3 8429936 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu4 8222188 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu5 8354531 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu6 8279127 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu7 8308365 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 698995271 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 633079266 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0 133995663 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1 134754327 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2 135240610 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu3 132150557 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu4 137338092 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu5 133761755 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu6 133009247 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu7 131953581 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1705283098 # Total bandwidth to/from this memory (bytes/s) +system.membus.throughput 1705280021 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 84626 # Transaction distribution +system.membus.trans_dist::ReadResp 84624 # Transaction distribution +system.membus.trans_dist::WriteReq 42834 # Transaction distribution +system.membus.trans_dist::WriteResp 42832 # Transaction distribution +system.membus.trans_dist::Writeback 6428 # Transaction distribution +system.membus.trans_dist::UpgradeReq 56782 # Transaction distribution +system.membus.trans_dist::UpgradeResp 46322 # Transaction distribution +system.membus.trans_dist::ReadExReq 48493 # Transaction distribution +system.membus.trans_dist::ReadExResp 3169 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side 416110 # Packet count per connected master and slave (bytes) +system.membus.pkt_count 416110 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side 1108137 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size 1108137 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 1108137 # Total data (bytes) +system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 287607668 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 44.3 # Layer utilization (%) +system.membus.respLayer0.occupancy 310731500 # Layer occupancy (ticks) +system.membus.respLayer0.utilization 47.8 # Layer utilization (%) +system.l2c.replacements 13443 # number of replacements +system.l2c.tagsinuse 785.847638 # Cycle average of tags in use +system.l2c.total_refs 148477 # Total number of references to valid blocks. +system.l2c.sampled_refs 14254 # Sample count of references to valid blocks. +system.l2c.avg_refs 10.416515 # Average number of references to valid blocks. system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 740.398086 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0 7.878873 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1 7.659983 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2 8.123766 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu3 7.474129 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu4 8.226019 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu5 8.053219 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu6 8.543884 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu7 7.166787 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.723045 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0 0.007694 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1 0.007480 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2 0.007933 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu3 0.007299 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu4 0.008033 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu5 0.007864 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu6 0.008344 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu7 0.006999 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.784692 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0 10900 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1 10939 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2 10998 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu3 10816 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu4 11039 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu5 10812 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu6 11089 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu7 11073 # number of ReadReq hits -system.l2c.ReadReq_hits::total 87666 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 77271 # number of Writeback hits -system.l2c.Writeback_hits::total 77271 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0 347 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1 357 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu2 381 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu3 350 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu4 354 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu5 346 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu6 406 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu7 354 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 2895 # number of UpgradeReq hits -system.l2c.ReadExReq_hits::cpu0 1978 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1 2136 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu2 2005 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu3 1996 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu4 1979 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu5 2046 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu6 2087 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu7 2088 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 16315 # number of ReadExReq hits -system.l2c.demand_hits::cpu0 12878 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1 13075 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2 13003 # number of demand (read+write) hits -system.l2c.demand_hits::cpu3 12812 # number of demand (read+write) hits -system.l2c.demand_hits::cpu4 13018 # number of demand (read+write) hits -system.l2c.demand_hits::cpu5 12858 # number of demand (read+write) hits -system.l2c.demand_hits::cpu6 13176 # number of demand (read+write) hits -system.l2c.demand_hits::cpu7 13161 # number of demand (read+write) hits -system.l2c.demand_hits::total 103981 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0 12878 # number of overall hits -system.l2c.overall_hits::cpu1 13075 # number of overall hits -system.l2c.overall_hits::cpu2 13003 # number of overall hits -system.l2c.overall_hits::cpu3 12812 # number of overall hits -system.l2c.overall_hits::cpu4 13018 # number of overall hits -system.l2c.overall_hits::cpu5 12858 # number of overall hits -system.l2c.overall_hits::cpu6 13176 # number of overall hits -system.l2c.overall_hits::cpu7 13161 # number of overall hits -system.l2c.overall_hits::total 103981 # number of overall hits -system.l2c.ReadReq_misses::cpu0 842 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1 806 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2 858 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu3 816 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu4 872 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu5 849 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu6 881 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu7 820 # number of ReadReq misses -system.l2c.ReadReq_misses::total 6744 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0 1862 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1 1924 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2 1971 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu3 1858 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu4 1932 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu5 1882 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu6 1937 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu7 1981 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 15347 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0 4273 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1 4353 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2 4268 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu3 4257 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu4 4400 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu5 4320 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu6 4282 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu7 4210 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 34363 # number of ReadExReq misses -system.l2c.demand_misses::cpu0 5115 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1 5159 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2 5126 # number of demand (read+write) misses -system.l2c.demand_misses::cpu3 5073 # number of demand (read+write) misses -system.l2c.demand_misses::cpu4 5272 # number of demand (read+write) misses -system.l2c.demand_misses::cpu5 5169 # number of demand (read+write) misses -system.l2c.demand_misses::cpu6 5163 # number of demand (read+write) misses -system.l2c.demand_misses::cpu7 5030 # number of demand (read+write) misses -system.l2c.demand_misses::total 41107 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0 5115 # number of overall misses -system.l2c.overall_misses::cpu1 5159 # number of overall misses -system.l2c.overall_misses::cpu2 5126 # number of overall misses -system.l2c.overall_misses::cpu3 5073 # number of overall misses -system.l2c.overall_misses::cpu4 5272 # number of overall misses -system.l2c.overall_misses::cpu5 5169 # number of overall misses -system.l2c.overall_misses::cpu6 5163 # number of overall misses -system.l2c.overall_misses::cpu7 5030 # number of overall misses -system.l2c.overall_misses::total 41107 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0 50835946 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1 48414928 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2 51478420 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu3 48581936 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu4 52640430 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu5 50070934 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu6 52891428 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu7 49101459 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 404015481 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0 54966909 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1 55263407 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu2 54925394 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu3 53857894 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu4 54541411 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu5 53722422 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu6 55425398 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu7 56851911 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 439554746 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0 229863626 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1 234328104 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2 229945624 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu3 229282087 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu4 236284615 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu5 232406616 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu6 230024647 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu7 226955142 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 1849090461 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0 280699572 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1 282743032 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2 281424044 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu3 277864023 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu4 288925045 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu5 282477550 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu6 282916075 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu7 276056601 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 2253105942 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0 280699572 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1 282743032 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2 281424044 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu3 277864023 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu4 288925045 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu5 282477550 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu6 282916075 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu7 276056601 # number of overall miss cycles -system.l2c.overall_miss_latency::total 2253105942 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0 11742 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1 11745 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2 11856 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu3 11632 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu4 11911 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu5 11661 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu6 11970 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu7 11893 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 94410 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 77271 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 77271 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0 2209 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1 2281 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2 2352 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu3 2208 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu4 2286 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu5 2228 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu6 2343 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu7 2335 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 18242 # number of UpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0 6251 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1 6489 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2 6273 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu3 6253 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu4 6379 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu5 6366 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu6 6369 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu7 6298 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 50678 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0 17993 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1 18234 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2 18129 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu3 17885 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu4 18290 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu5 18027 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu6 18339 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu7 18191 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 145088 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0 17993 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1 18234 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2 18129 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu3 17885 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu4 18290 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu5 18027 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu6 18339 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu7 18191 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 145088 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0 0.071708 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1 0.068625 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2 0.072368 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu3 0.070151 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu4 0.073210 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu5 0.072807 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu6 0.073601 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu7 0.068948 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.071433 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0 0.842915 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1 0.843490 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu2 0.838010 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu3 0.841486 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu4 0.845144 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu5 0.844704 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu6 0.826718 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu7 0.848394 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.841300 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0 0.683571 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1 0.670828 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2 0.680376 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu3 0.680793 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu4 0.689763 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu5 0.678605 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu6 0.672319 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu7 0.668466 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.678065 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0 0.284277 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1 0.282933 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2 0.282751 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu3 0.283646 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu4 0.288245 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu5 0.286737 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu6 0.281531 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu7 0.276510 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.283325 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0 0.284277 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1 0.282933 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2 0.282751 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu3 0.283646 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu4 0.288245 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu5 0.286737 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu6 0.281531 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu7 0.276510 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.283325 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0 60375.232779 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1 60068.148883 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2 59998.158508 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu3 59536.686275 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu4 60367.465596 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu5 58976.365135 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu6 60035.673099 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu7 59879.828049 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 59907.396352 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0 29520.359291 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1 28723.184511 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu2 27866.765094 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu3 28987.025834 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu4 28230.543996 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu5 28545.388948 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu6 28614.041301 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu7 28698.592125 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 28641.085945 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0 53794.436227 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1 53831.404549 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2 53876.669166 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu3 53860.015739 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu4 53701.048864 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu5 53797.827778 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu6 53718.974078 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu7 53908.584798 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 53810.507261 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0 54877.726686 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1 54805.782516 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2 54901.296137 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu3 54773.117090 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu4 54803.688354 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu5 54648.394274 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu6 54796.838079 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu7 54882.028032 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 54810.760746 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0 54877.726686 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1 54805.782516 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2 54901.296137 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu3 54773.117090 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu4 54803.688354 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu5 54648.394274 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu6 54796.838079 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu7 54882.028032 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 54810.760746 # average overall miss latency -system.l2c.blocked_cycles::no_mshrs 11382 # number of cycles access was blocked +system.l2c.occ_blocks::writebacks 727.764026 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0 7.053915 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1 7.581472 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2 7.416719 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu3 7.244884 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu4 7.857651 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu5 7.082573 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu6 6.903381 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu7 6.943017 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.710707 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0 0.006889 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1 0.007404 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2 0.007243 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu3 0.007075 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu4 0.007673 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu5 0.006917 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu6 0.006742 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu7 0.006780 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.767429 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0 10664 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1 10479 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2 10841 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu3 10758 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu4 10614 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu5 10530 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu6 10691 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu7 10867 # number of ReadReq hits +system.l2c.ReadReq_hits::total 85444 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 73993 # number of Writeback hits +system.l2c.Writeback_hits::total 73993 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0 363 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1 337 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu2 327 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu3 310 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu4 313 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu5 326 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu6 344 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu7 344 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 2664 # number of UpgradeReq hits +system.l2c.ReadExReq_hits::cpu0 1821 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1 1874 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu2 1837 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu3 1846 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu4 1900 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu5 1886 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu6 1867 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu7 1842 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 14873 # number of ReadExReq hits +system.l2c.demand_hits::cpu0 12485 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1 12353 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2 12678 # number of demand (read+write) hits +system.l2c.demand_hits::cpu3 12604 # number of demand (read+write) hits +system.l2c.demand_hits::cpu4 12514 # number of demand (read+write) hits +system.l2c.demand_hits::cpu5 12416 # number of demand (read+write) hits +system.l2c.demand_hits::cpu6 12558 # number of demand (read+write) hits +system.l2c.demand_hits::cpu7 12709 # number of demand (read+write) hits +system.l2c.demand_hits::total 100317 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0 12485 # number of overall hits +system.l2c.overall_hits::cpu1 12353 # number of overall hits +system.l2c.overall_hits::cpu2 12678 # number of overall hits +system.l2c.overall_hits::cpu3 12604 # number of overall hits +system.l2c.overall_hits::cpu4 12514 # number of overall hits +system.l2c.overall_hits::cpu5 12416 # number of overall hits +system.l2c.overall_hits::cpu6 12558 # number of overall hits +system.l2c.overall_hits::cpu7 12709 # number of overall hits +system.l2c.overall_hits::total 100317 # number of overall hits +system.l2c.ReadReq_misses::cpu0 745 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1 740 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2 751 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu3 714 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu4 782 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu5 720 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu6 737 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu7 688 # number of ReadReq misses +system.l2c.ReadReq_misses::total 5877 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0 1987 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1 1883 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu2 1865 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu3 1791 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu4 1907 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu5 1910 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu6 1895 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu7 1890 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 15128 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0 4230 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1 4311 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu2 4330 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu3 4249 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu4 4286 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu5 4380 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu6 4201 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu7 4403 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 34390 # number of ReadExReq misses +system.l2c.demand_misses::cpu0 4975 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1 5051 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2 5081 # number of demand (read+write) misses +system.l2c.demand_misses::cpu3 4963 # number of demand (read+write) misses +system.l2c.demand_misses::cpu4 5068 # number of demand (read+write) misses +system.l2c.demand_misses::cpu5 5100 # number of demand (read+write) misses +system.l2c.demand_misses::cpu6 4938 # number of demand (read+write) misses +system.l2c.demand_misses::cpu7 5091 # number of demand (read+write) misses +system.l2c.demand_misses::total 40267 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0 4975 # number of overall misses +system.l2c.overall_misses::cpu1 5051 # number of overall misses +system.l2c.overall_misses::cpu2 5081 # number of overall misses +system.l2c.overall_misses::cpu3 4963 # number of overall misses +system.l2c.overall_misses::cpu4 5068 # number of overall misses +system.l2c.overall_misses::cpu5 5100 # number of overall misses +system.l2c.overall_misses::cpu6 4938 # number of overall misses +system.l2c.overall_misses::cpu7 5091 # number of overall misses +system.l2c.overall_misses::total 40267 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0 46342500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1 45732000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2 46640500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu3 44232499 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu4 48395500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu5 43931000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu6 45019000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu7 42654500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 362947499 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0 57720500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1 54568500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu2 56051000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu3 51373500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu4 56366000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu5 55004000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu6 55764000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu7 54598000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 441445500 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0 227493499 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1 232269500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2 233545000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu3 229482499 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu4 231206500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu5 236797000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu6 226713000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu7 237470499 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 1854977497 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0 273835999 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1 278001500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2 280185500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu3 273714998 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu4 279602000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu5 280728000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu6 271732000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu7 280124999 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 2217924996 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0 273835999 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1 278001500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2 280185500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu3 273714998 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu4 279602000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu5 280728000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu6 271732000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu7 280124999 # number of overall miss cycles +system.l2c.overall_miss_latency::total 2217924996 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0 11409 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1 11219 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2 11592 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu3 11472 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu4 11396 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu5 11250 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu6 11428 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu7 11555 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 91321 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 73993 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 73993 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0 2350 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1 2220 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2 2192 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu3 2101 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu4 2220 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu5 2236 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu6 2239 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu7 2234 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 17792 # number of UpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0 6051 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1 6185 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu2 6167 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu3 6095 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu4 6186 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu5 6266 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu6 6068 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu7 6245 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 49263 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0 17460 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1 17404 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2 17759 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu3 17567 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu4 17582 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu5 17516 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu6 17496 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu7 17800 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 140584 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0 17460 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1 17404 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2 17759 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu3 17567 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu4 17582 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu5 17516 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu6 17496 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu7 17800 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 140584 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0 0.065299 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1 0.065960 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2 0.064786 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu3 0.062238 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu4 0.068621 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu5 0.064000 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu6 0.064491 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu7 0.059541 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.064355 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0 0.845532 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1 0.848198 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu2 0.850821 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu3 0.852451 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu4 0.859009 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu5 0.854204 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu6 0.846360 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu7 0.846016 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.850270 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0 0.699058 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1 0.697009 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu2 0.702124 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu3 0.697129 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu4 0.692855 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu5 0.699011 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu6 0.692320 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu7 0.705044 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.698090 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0 0.284937 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1 0.290221 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2 0.286108 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu3 0.282518 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu4 0.288249 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu5 0.291162 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu6 0.282236 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu7 0.286011 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.286427 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0 0.284937 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1 0.290221 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2 0.286108 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu3 0.282518 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu4 0.288249 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu5 0.291162 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu6 0.282236 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu7 0.286011 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.286427 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0 62204.697987 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1 61800 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2 62104.527297 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu3 61950.278711 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu4 61886.828645 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu5 61015.277778 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu6 61084.124830 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu7 61997.819767 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 61757.273949 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0 29049.068948 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1 28979.553903 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu2 30054.155496 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu3 28684.254606 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu4 29557.420031 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu5 28797.905759 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu6 29426.912929 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu7 28887.830688 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 29180.691433 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0 53780.969031 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1 53878.334493 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2 53936.489607 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu3 54008.590021 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu4 53944.587028 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu5 54063.242009 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu6 53966.436563 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu7 53933.794913 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 53939.444519 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0 55042.411859 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1 55038.903187 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2 55143.770911 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu3 55151.117872 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu4 55170.086819 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu5 55044.705882 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu6 55028.756582 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu7 55023.570811 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 55080.462811 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0 55042.411859 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1 55038.903187 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2 55143.770911 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu3 55151.117872 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu4 55170.086819 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu5 55044.705882 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu6 55028.756582 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu7 55023.570811 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 55080.462811 # average overall miss latency +system.l2c.blocked_cycles::no_mshrs 13397 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l2c.blocked::no_mshrs 1550 # number of cycles access was blocked +system.l2c.blocked::no_mshrs 1907 # number of cycles access was blocked system.l2c.blocked::no_targets 0 # number of cycles access was blocked -system.l2c.avg_blocked_cycles::no_mshrs 7.343226 # average number of cycles each access was blocked +system.l2c.avg_blocked_cycles::no_mshrs 7.025170 # average number of cycles each access was blocked system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 7599 # number of writebacks -system.l2c.writebacks::total 7599 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu0 9 # number of ReadReq MSHR hits +system.l2c.writebacks::writebacks 6428 # number of writebacks +system.l2c.writebacks::total 6428 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu0 6 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1 6 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu2 5 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu3 8 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu4 5 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu5 8 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu6 7 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu7 3 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu2 6 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu3 4 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu4 7 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu5 7 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu6 10 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu7 5 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::total 51 # number of ReadReq MSHR hits -system.l2c.UpgradeReq_mshr_hits::cpu2 1 # number of UpgradeReq MSHR hits -system.l2c.UpgradeReq_mshr_hits::cpu5 1 # number of UpgradeReq MSHR hits -system.l2c.UpgradeReq_mshr_hits::total 2 # number of UpgradeReq MSHR hits -system.l2c.ReadExReq_mshr_hits::cpu0 2 # number of ReadExReq MSHR hits -system.l2c.ReadExReq_mshr_hits::cpu1 3 # number of ReadExReq MSHR hits -system.l2c.ReadExReq_mshr_hits::cpu2 4 # number of ReadExReq MSHR hits -system.l2c.ReadExReq_mshr_hits::cpu3 4 # number of ReadExReq MSHR hits -system.l2c.ReadExReq_mshr_hits::cpu4 7 # number of ReadExReq MSHR hits -system.l2c.ReadExReq_mshr_hits::cpu5 3 # number of ReadExReq MSHR hits -system.l2c.ReadExReq_mshr_hits::cpu6 2 # number of ReadExReq MSHR hits -system.l2c.ReadExReq_mshr_hits::total 25 # number of ReadExReq MSHR hits -system.l2c.demand_mshr_hits::cpu0 11 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1 9 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu2 9 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu3 12 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu4 12 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu5 11 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu6 9 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu7 3 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 76 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu0 11 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1 9 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu2 9 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu3 12 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu4 12 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu5 11 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu6 9 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu7 3 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 76 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0 833 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1 800 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2 853 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu3 808 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu4 867 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu5 841 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu6 874 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu7 817 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 6693 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0 1862 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1 1924 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2 1970 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu3 1858 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu4 1932 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu5 1881 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu6 1937 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu7 1981 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 15345 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0 4271 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1 4350 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2 4264 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu3 4253 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu4 4393 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu5 4317 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu6 4280 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu7 4210 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 34338 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0 5104 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1 5150 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2 5117 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu3 5061 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu4 5260 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu5 5158 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu6 5154 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu7 5027 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 41031 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0 5104 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1 5150 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2 5117 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu3 5061 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu4 5260 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu5 5158 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu6 5154 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu7 5027 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 41031 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0 40464447 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1 38550929 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2 41027920 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu3 38515937 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu4 41941930 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu5 39649436 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu6 41931428 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu7 39012959 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 321094986 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0 76446342 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1 78808343 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2 80788312 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu3 76138817 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu4 79209815 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu5 77051840 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu6 79478835 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu7 81341333 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 629263637 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0 178032127 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1 181508104 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2 178129124 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu3 177575588 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu4 182792115 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu5 179941616 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu6 178029147 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu7 175952642 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 1431960463 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0 218496574 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1 220059033 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2 219157044 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu3 216091525 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu4 224734045 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu5 219591052 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu6 219960575 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu7 214965601 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 1753055449 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0 218496574 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1 220059033 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2 219157044 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu3 216091525 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu4 224734045 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu5 219591052 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu6 219960575 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu7 214965601 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 1753055449 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0 408840154 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1 409932127 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu2 406697168 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu3 412407125 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu4 410618544 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu5 412439590 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu6 408986543 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu7 406399119 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 3276320370 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0 229120490 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1 221422480 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu2 227576980 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu3 223709488 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu4 225472990 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu5 232298486 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu6 233243987 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu7 227452978 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 1820297879 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0 637960644 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1 631354607 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu2 634274148 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu3 636116613 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu4 636091534 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu5 644738076 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu6 642230530 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu7 633852097 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 5096618249 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0 0.070942 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1 0.068114 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2 0.071947 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu3 0.069464 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu4 0.072790 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu5 0.072121 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu6 0.073016 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu7 0.068696 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.070893 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0 0.842915 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1 0.843490 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu2 0.837585 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu3 0.841486 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu4 0.845144 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu5 0.844255 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu6 0.826718 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu7 0.848394 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.841191 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0 0.683251 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1 0.670365 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2 0.679739 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu3 0.680154 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu4 0.688666 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu5 0.678134 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu6 0.672005 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu7 0.668466 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.677572 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0 0.283666 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1 0.282439 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2 0.282255 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu3 0.282975 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu4 0.287589 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu5 0.286126 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu6 0.281040 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu7 0.276345 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.282801 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0 0.283666 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1 0.282439 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2 0.282255 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu3 0.282975 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu4 0.287589 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu5 0.286126 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu6 0.281040 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu7 0.276345 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.282801 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0 48576.767107 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1 48188.661250 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2 48098.382181 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu3 47668.238861 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu4 48375.928489 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu5 47145.583829 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu6 47976.462243 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu7 47751.479804 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 47974.747647 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0 41056.037594 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1 40960.677235 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2 41009.295431 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3 40978.911195 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu4 40998.869048 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu5 40963.232323 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu6 41031.923077 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu7 41060.743564 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 41007.731313 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0 41683.944509 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1 41726.000920 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2 41775.122889 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3 41753.018575 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu4 41609.860005 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu5 41682.097753 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu6 41595.595093 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu7 41793.976722 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 41701.918079 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0 42808.889890 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1 42729.909320 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2 42829.205394 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu3 42697.396760 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu4 42725.103612 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu5 42572.906553 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu6 42677.643578 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu7 42762.204297 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 42725.145597 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0 42808.889890 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1 42729.909320 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2 42829.205394 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu3 42697.396760 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu4 42725.103612 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu5 42572.906553 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu6 42677.643578 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu7 42762.204297 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 42725.145597 # average overall mshr miss latency +system.l2c.UpgradeReq_mshr_hits::cpu0 1 # number of UpgradeReq MSHR hits +system.l2c.UpgradeReq_mshr_hits::cpu1 1 # number of UpgradeReq MSHR hits +system.l2c.UpgradeReq_mshr_hits::cpu6 1 # number of UpgradeReq MSHR hits +system.l2c.UpgradeReq_mshr_hits::cpu7 1 # number of UpgradeReq MSHR hits +system.l2c.UpgradeReq_mshr_hits::total 4 # number of UpgradeReq MSHR hits +system.l2c.ReadExReq_mshr_hits::cpu0 4 # number of ReadExReq MSHR hits +system.l2c.ReadExReq_mshr_hits::cpu1 6 # number of ReadExReq MSHR hits +system.l2c.ReadExReq_mshr_hits::cpu2 6 # number of ReadExReq MSHR hits +system.l2c.ReadExReq_mshr_hits::cpu3 2 # number of ReadExReq MSHR hits +system.l2c.ReadExReq_mshr_hits::cpu4 2 # number of ReadExReq MSHR hits +system.l2c.ReadExReq_mshr_hits::cpu5 2 # number of ReadExReq MSHR hits +system.l2c.ReadExReq_mshr_hits::cpu6 3 # number of ReadExReq MSHR hits +system.l2c.ReadExReq_mshr_hits::cpu7 3 # number of ReadExReq MSHR hits +system.l2c.ReadExReq_mshr_hits::total 28 # number of ReadExReq MSHR hits +system.l2c.demand_mshr_hits::cpu0 10 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1 12 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu2 12 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu3 6 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu4 9 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu5 9 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu6 13 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu7 8 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 79 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0 10 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1 12 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu2 12 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu3 6 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu4 9 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu5 9 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu6 13 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu7 8 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 79 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0 739 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1 734 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2 745 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu3 710 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu4 775 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu5 713 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu6 727 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu7 683 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 5826 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0 1986 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1 1882 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2 1865 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu3 1791 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu4 1907 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu5 1910 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu6 1894 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu7 1889 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 15124 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0 4226 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1 4305 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu2 4324 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu3 4247 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu4 4284 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu5 4378 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu6 4198 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu7 4400 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 34362 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0 4965 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1 5039 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2 5069 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu3 4957 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu4 5059 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu5 5091 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu6 4925 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu7 5083 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 40188 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0 4965 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1 5039 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2 5069 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu3 4957 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu4 5059 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu5 5091 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu6 4925 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu7 5083 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 40188 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0 37216000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1 36653500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2 37301500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu3 35511499 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu4 38736500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu5 34925000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu6 35756000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu7 34110500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 290210499 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0 81531000 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1 77219000 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2 76527500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu3 73571500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu4 78291500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu5 78487500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu6 77899500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu7 77615500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 621143000 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0 176232999 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1 179835500 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2 181021500 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu3 177936499 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu4 179280500 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu5 183709500 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu6 175748500 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu7 184108999 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 1437873997 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0 213448999 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1 216489000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2 218323000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu3 213447998 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu4 218017000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu5 218634500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu6 211504500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu7 218219499 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 1728084496 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0 213448999 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1 216489000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2 218323000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu3 213447998 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu4 218017000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu5 218634500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu6 211504500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu7 218219499 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 1728084496 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0 406261500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1 408851000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu2 410764500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu3 410830500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu4 407460500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu5 403658000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu6 409230500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu7 404004500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 3261061000 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0 227401000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1 218592500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu2 221548500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu3 231869500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu4 226934000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu5 230334000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu6 226902000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu7 228628000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 1812209500 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0 633662500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1 627443500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu2 632313000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu3 642700000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu4 634394500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu5 633992000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu6 636132500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu7 632632500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 5073270500 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0 0.064773 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1 0.065425 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2 0.064268 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu3 0.061890 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu4 0.068006 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu5 0.063378 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu6 0.063616 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu7 0.059109 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.063797 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0 0.845106 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1 0.847748 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu2 0.850821 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu3 0.852451 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu4 0.859009 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu5 0.854204 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu6 0.845913 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu7 0.845568 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.850045 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0 0.698397 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1 0.696039 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu2 0.701151 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu3 0.696801 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu4 0.692532 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu5 0.698691 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu6 0.691826 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu7 0.704564 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.697521 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0 0.284364 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1 0.289531 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2 0.285433 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu3 0.282177 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu4 0.287737 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu5 0.290649 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu6 0.281493 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu7 0.285562 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.285865 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0 0.284364 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1 0.289531 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2 0.285433 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu3 0.282177 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu4 0.287737 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu5 0.290649 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu6 0.281493 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu7 0.285562 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.285865 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0 50359.945873 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1 49936.648501 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2 50069.127517 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu3 50016.195775 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu4 49982.580645 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu5 48983.169705 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu6 49182.943604 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu7 49942.166911 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 49812.993306 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0 41052.870091 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1 41030.286929 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2 41033.512064 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3 41078.447795 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu4 41054.798112 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu5 41092.931937 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu6 41129.619852 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu7 41088.141874 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 41070.021158 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0 41702.082111 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1 41773.635308 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2 41864.361702 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3 41896.985872 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu4 41848.856209 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu5 41961.968936 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu6 41864.816579 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu7 41842.954318 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 41844.886706 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0 42990.734945 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1 42962.691010 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2 43070.230815 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu3 43059.914868 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu4 43094.880411 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu5 42945.295620 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu6 42945.076142 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu7 42931.241196 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 43000.012342 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0 42990.734945 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1 42962.691010 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2 43070.230815 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu3 43059.914868 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu4 43094.880411 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu5 42945.295620 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu6 42945.076142 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu7 42931.241196 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 43000.012342 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0 inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1 inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2 inf # average ReadReq mshr uncacheable latency @@ -656,114 +679,165 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu6 inf system.l2c.overall_avg_mshr_uncacheable_latency::cpu7 inf # average overall mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.num_reads 99397 # number of read accesses completed -system.cpu0.num_writes 53728 # number of write accesses completed +system.funcbus.throughput 0 # Throughput (bytes/s) +system.funcbus.data_through_bus 0 # Total data (bytes) +system.toL2Bus.throughput 51050793519 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 365486 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 365476 # Transaction distribution +system.toL2Bus.trans_dist::ReadRespWithInvalidate 2 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 42834 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 42830 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 73993 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 28250 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 28248 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 155786 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 155781 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.l1c.mem_side 118183 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.l1c.mem_side 117760 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu2.l1c.mem_side 118671 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu3.l1c.mem_side 118343 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu4.l1c.mem_side 117990 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu5.l1c.mem_side 118322 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu6.l1c.mem_side 118461 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu7.l1c.mem_side 118625 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count 946355 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.l1c.mem_side 1725217 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.l1c.mem_side 1723022 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu2.l1c.mem_side 1747851 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu3.l1c.mem_side 1725043 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu4.l1c.mem_side 1729886 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu5.l1c.mem_side 1731401 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu6.l1c.mem_side 1727521 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu7.l1c.mem_side 1744371 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size 13854312 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 13854312 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 19319872 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 649780490 # Layer occupancy (ticks) +system.toL2Bus.reqLayer0.utilization 100.0 # Layer utilization (%) +system.toL2Bus.respLayer0.occupancy 156586979 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.utilization 24.1 # Layer utilization (%) +system.toL2Bus.respLayer1.occupancy 156968437 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.utilization 24.2 # Layer utilization (%) +system.toL2Bus.respLayer2.occupancy 157751073 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.utilization 24.3 # Layer utilization (%) +system.toL2Bus.respLayer3.occupancy 157263428 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.utilization 24.2 # Layer utilization (%) +system.toL2Bus.respLayer4.occupancy 156564098 # Layer occupancy (ticks) +system.toL2Bus.respLayer4.utilization 24.1 # Layer utilization (%) +system.toL2Bus.respLayer5.occupancy 157250041 # Layer occupancy (ticks) +system.toL2Bus.respLayer5.utilization 24.2 # Layer utilization (%) +system.toL2Bus.respLayer6.occupancy 157464901 # Layer occupancy (ticks) +system.toL2Bus.respLayer6.utilization 24.2 # Layer utilization (%) +system.toL2Bus.respLayer7.occupancy 157629539 # Layer occupancy (ticks) +system.toL2Bus.respLayer7.utilization 24.3 # Layer utilization (%) +system.cpu0.num_reads 98049 # number of read accesses completed +system.cpu0.num_writes 53278 # number of write accesses completed system.cpu0.num_copies 0 # number of copy accesses completed -system.cpu0.l1c.replacements 22406 # number of replacements -system.cpu0.l1c.tagsinuse 396.107523 # Cycle average of tags in use -system.cpu0.l1c.total_refs 13328 # Total number of references to valid blocks. -system.cpu0.l1c.sampled_refs 22796 # Sample count of references to valid blocks. -system.cpu0.l1c.avg_refs 0.584664 # Average number of references to valid blocks. +system.cpu0.l1c.replacements 21910 # number of replacements +system.cpu0.l1c.tagsinuse 394.044184 # Cycle average of tags in use +system.cpu0.l1c.total_refs 13156 # Total number of references to valid blocks. +system.cpu0.l1c.sampled_refs 22301 # Sample count of references to valid blocks. +system.cpu0.l1c.avg_refs 0.589929 # Average number of references to valid blocks. system.cpu0.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu0.l1c.occ_blocks::cpu0 396.107523 # Average occupied blocks per requestor -system.cpu0.l1c.occ_percent::cpu0 0.773648 # Average percentage of cache occupancy -system.cpu0.l1c.occ_percent::total 0.773648 # Average percentage of cache occupancy -system.cpu0.l1c.ReadReq_hits::cpu0 8751 # number of ReadReq hits -system.cpu0.l1c.ReadReq_hits::total 8751 # number of ReadReq hits -system.cpu0.l1c.WriteReq_hits::cpu0 1114 # number of WriteReq hits -system.cpu0.l1c.WriteReq_hits::total 1114 # number of WriteReq hits -system.cpu0.l1c.demand_hits::cpu0 9865 # number of demand (read+write) hits -system.cpu0.l1c.demand_hits::total 9865 # number of demand (read+write) hits -system.cpu0.l1c.overall_hits::cpu0 9865 # number of overall hits -system.cpu0.l1c.overall_hits::total 9865 # number of overall hits -system.cpu0.l1c.ReadReq_misses::cpu0 36190 # number of ReadReq misses -system.cpu0.l1c.ReadReq_misses::total 36190 # number of ReadReq misses -system.cpu0.l1c.WriteReq_misses::cpu0 23005 # number of WriteReq misses -system.cpu0.l1c.WriteReq_misses::total 23005 # number of WriteReq misses -system.cpu0.l1c.demand_misses::cpu0 59195 # number of demand (read+write) misses -system.cpu0.l1c.demand_misses::total 59195 # number of demand (read+write) misses -system.cpu0.l1c.overall_misses::cpu0 59195 # number of overall misses -system.cpu0.l1c.overall_misses::total 59195 # number of overall misses -system.cpu0.l1c.ReadReq_miss_latency::cpu0 1343389412 # number of ReadReq miss cycles -system.cpu0.l1c.ReadReq_miss_latency::total 1343389412 # number of ReadReq miss cycles -system.cpu0.l1c.WriteReq_miss_latency::cpu0 1089518245 # number of WriteReq miss cycles -system.cpu0.l1c.WriteReq_miss_latency::total 1089518245 # number of WriteReq miss cycles -system.cpu0.l1c.demand_miss_latency::cpu0 2432907657 # number of demand (read+write) miss cycles -system.cpu0.l1c.demand_miss_latency::total 2432907657 # number of demand (read+write) miss cycles -system.cpu0.l1c.overall_miss_latency::cpu0 2432907657 # number of overall miss cycles -system.cpu0.l1c.overall_miss_latency::total 2432907657 # number of overall miss cycles -system.cpu0.l1c.ReadReq_accesses::cpu0 44941 # number of ReadReq accesses(hits+misses) -system.cpu0.l1c.ReadReq_accesses::total 44941 # number of ReadReq accesses(hits+misses) -system.cpu0.l1c.WriteReq_accesses::cpu0 24119 # number of WriteReq accesses(hits+misses) -system.cpu0.l1c.WriteReq_accesses::total 24119 # number of WriteReq accesses(hits+misses) -system.cpu0.l1c.demand_accesses::cpu0 69060 # number of demand (read+write) accesses -system.cpu0.l1c.demand_accesses::total 69060 # number of demand (read+write) accesses -system.cpu0.l1c.overall_accesses::cpu0 69060 # number of overall (read+write) accesses -system.cpu0.l1c.overall_accesses::total 69060 # number of overall (read+write) accesses -system.cpu0.l1c.ReadReq_miss_rate::cpu0 0.805278 # miss rate for ReadReq accesses -system.cpu0.l1c.ReadReq_miss_rate::total 0.805278 # miss rate for ReadReq accesses -system.cpu0.l1c.WriteReq_miss_rate::cpu0 0.953812 # miss rate for WriteReq accesses -system.cpu0.l1c.WriteReq_miss_rate::total 0.953812 # miss rate for WriteReq accesses -system.cpu0.l1c.demand_miss_rate::cpu0 0.857153 # miss rate for demand accesses -system.cpu0.l1c.demand_miss_rate::total 0.857153 # miss rate for demand accesses -system.cpu0.l1c.overall_miss_rate::cpu0 0.857153 # miss rate for overall accesses -system.cpu0.l1c.overall_miss_rate::total 0.857153 # miss rate for overall accesses -system.cpu0.l1c.ReadReq_avg_miss_latency::cpu0 37120.459022 # average ReadReq miss latency -system.cpu0.l1c.ReadReq_avg_miss_latency::total 37120.459022 # average ReadReq miss latency -system.cpu0.l1c.WriteReq_avg_miss_latency::cpu0 47360.062812 # average WriteReq miss latency -system.cpu0.l1c.WriteReq_avg_miss_latency::total 47360.062812 # average WriteReq miss latency -system.cpu0.l1c.demand_avg_miss_latency::cpu0 41099.884399 # average overall miss latency -system.cpu0.l1c.demand_avg_miss_latency::total 41099.884399 # average overall miss latency -system.cpu0.l1c.overall_avg_miss_latency::cpu0 41099.884399 # average overall miss latency -system.cpu0.l1c.overall_avg_miss_latency::total 41099.884399 # average overall miss latency -system.cpu0.l1c.blocked_cycles::no_mshrs 1437100 # number of cycles access was blocked +system.cpu0.l1c.occ_blocks::cpu0 394.044184 # Average occupied blocks per requestor +system.cpu0.l1c.occ_percent::cpu0 0.769618 # Average percentage of cache occupancy +system.cpu0.l1c.occ_percent::total 0.769618 # Average percentage of cache occupancy +system.cpu0.l1c.ReadReq_hits::cpu0 8471 # number of ReadReq hits +system.cpu0.l1c.ReadReq_hits::total 8471 # number of ReadReq hits +system.cpu0.l1c.WriteReq_hits::cpu0 1074 # number of WriteReq hits +system.cpu0.l1c.WriteReq_hits::total 1074 # number of WriteReq hits +system.cpu0.l1c.demand_hits::cpu0 9545 # number of demand (read+write) hits +system.cpu0.l1c.demand_hits::total 9545 # number of demand (read+write) hits +system.cpu0.l1c.overall_hits::cpu0 9545 # number of overall hits +system.cpu0.l1c.overall_hits::total 9545 # number of overall hits +system.cpu0.l1c.ReadReq_misses::cpu0 35640 # number of ReadReq misses +system.cpu0.l1c.ReadReq_misses::total 35640 # number of ReadReq misses +system.cpu0.l1c.WriteReq_misses::cpu0 23074 # number of WriteReq misses +system.cpu0.l1c.WriteReq_misses::total 23074 # number of WriteReq misses +system.cpu0.l1c.demand_misses::cpu0 58714 # number of demand (read+write) misses +system.cpu0.l1c.demand_misses::total 58714 # number of demand (read+write) misses +system.cpu0.l1c.overall_misses::cpu0 58714 # number of overall misses +system.cpu0.l1c.overall_misses::total 58714 # number of overall misses +system.cpu0.l1c.ReadReq_miss_latency::cpu0 933901812 # number of ReadReq miss cycles +system.cpu0.l1c.ReadReq_miss_latency::total 933901812 # number of ReadReq miss cycles +system.cpu0.l1c.WriteReq_miss_latency::cpu0 856280361 # number of WriteReq miss cycles +system.cpu0.l1c.WriteReq_miss_latency::total 856280361 # number of WriteReq miss cycles +system.cpu0.l1c.demand_miss_latency::cpu0 1790182173 # number of demand (read+write) miss cycles +system.cpu0.l1c.demand_miss_latency::total 1790182173 # number of demand (read+write) miss cycles +system.cpu0.l1c.overall_miss_latency::cpu0 1790182173 # number of overall miss cycles +system.cpu0.l1c.overall_miss_latency::total 1790182173 # number of overall miss cycles +system.cpu0.l1c.ReadReq_accesses::cpu0 44111 # number of ReadReq accesses(hits+misses) +system.cpu0.l1c.ReadReq_accesses::total 44111 # number of ReadReq accesses(hits+misses) +system.cpu0.l1c.WriteReq_accesses::cpu0 24148 # number of WriteReq accesses(hits+misses) +system.cpu0.l1c.WriteReq_accesses::total 24148 # number of WriteReq accesses(hits+misses) +system.cpu0.l1c.demand_accesses::cpu0 68259 # number of demand (read+write) accesses +system.cpu0.l1c.demand_accesses::total 68259 # number of demand (read+write) accesses +system.cpu0.l1c.overall_accesses::cpu0 68259 # number of overall (read+write) accesses +system.cpu0.l1c.overall_accesses::total 68259 # number of overall (read+write) accesses +system.cpu0.l1c.ReadReq_miss_rate::cpu0 0.807962 # miss rate for ReadReq accesses +system.cpu0.l1c.ReadReq_miss_rate::total 0.807962 # miss rate for ReadReq accesses +system.cpu0.l1c.WriteReq_miss_rate::cpu0 0.955524 # miss rate for WriteReq accesses +system.cpu0.l1c.WriteReq_miss_rate::total 0.955524 # miss rate for WriteReq accesses +system.cpu0.l1c.demand_miss_rate::cpu0 0.860165 # miss rate for demand accesses +system.cpu0.l1c.demand_miss_rate::total 0.860165 # miss rate for demand accesses +system.cpu0.l1c.overall_miss_rate::cpu0 0.860165 # miss rate for overall accesses +system.cpu0.l1c.overall_miss_rate::total 0.860165 # miss rate for overall accesses +system.cpu0.l1c.ReadReq_avg_miss_latency::cpu0 26203.754545 # average ReadReq miss latency +system.cpu0.l1c.ReadReq_avg_miss_latency::total 26203.754545 # average ReadReq miss latency +system.cpu0.l1c.WriteReq_avg_miss_latency::cpu0 37110.182933 # average WriteReq miss latency +system.cpu0.l1c.WriteReq_avg_miss_latency::total 37110.182933 # average WriteReq miss latency +system.cpu0.l1c.demand_avg_miss_latency::cpu0 30489.869077 # average overall miss latency +system.cpu0.l1c.demand_avg_miss_latency::total 30489.869077 # average overall miss latency +system.cpu0.l1c.overall_avg_miss_latency::cpu0 30489.869077 # average overall miss latency +system.cpu0.l1c.overall_avg_miss_latency::total 30489.869077 # average overall miss latency +system.cpu0.l1c.blocked_cycles::no_mshrs 1011011 # number of cycles access was blocked system.cpu0.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.l1c.blocked::no_mshrs 67352 # number of cycles access was blocked +system.cpu0.l1c.blocked::no_mshrs 61585 # number of cycles access was blocked system.cpu0.l1c.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.l1c.avg_blocked_cycles::no_mshrs 21.337154 # average number of cycles each access was blocked +system.cpu0.l1c.avg_blocked_cycles::no_mshrs 16.416514 # average number of cycles each access was blocked system.cpu0.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.l1c.fast_writes 0 # number of fast writes performed system.cpu0.l1c.cache_copies 0 # number of cache copies performed -system.cpu0.l1c.writebacks::writebacks 9722 # number of writebacks -system.cpu0.l1c.writebacks::total 9722 # number of writebacks -system.cpu0.l1c.ReadReq_mshr_misses::cpu0 36190 # number of ReadReq MSHR misses -system.cpu0.l1c.ReadReq_mshr_misses::total 36190 # number of ReadReq MSHR misses -system.cpu0.l1c.WriteReq_mshr_misses::cpu0 23005 # number of WriteReq MSHR misses -system.cpu0.l1c.WriteReq_mshr_misses::total 23005 # number of WriteReq MSHR misses -system.cpu0.l1c.demand_mshr_misses::cpu0 59195 # number of demand (read+write) MSHR misses -system.cpu0.l1c.demand_mshr_misses::total 59195 # number of demand (read+write) MSHR misses -system.cpu0.l1c.overall_mshr_misses::cpu0 59195 # number of overall MSHR misses -system.cpu0.l1c.overall_mshr_misses::total 59195 # number of overall MSHR misses -system.cpu0.l1c.ReadReq_mshr_miss_latency::cpu0 1271011412 # number of ReadReq MSHR miss cycles -system.cpu0.l1c.ReadReq_mshr_miss_latency::total 1271011412 # number of ReadReq MSHR miss cycles -system.cpu0.l1c.WriteReq_mshr_miss_latency::cpu0 1043514245 # number of WriteReq MSHR miss cycles -system.cpu0.l1c.WriteReq_mshr_miss_latency::total 1043514245 # number of WriteReq MSHR miss cycles -system.cpu0.l1c.demand_mshr_miss_latency::cpu0 2314525657 # number of demand (read+write) MSHR miss cycles -system.cpu0.l1c.demand_mshr_miss_latency::total 2314525657 # number of demand (read+write) MSHR miss cycles -system.cpu0.l1c.overall_mshr_miss_latency::cpu0 2314525657 # number of overall MSHR miss cycles -system.cpu0.l1c.overall_mshr_miss_latency::total 2314525657 # number of overall MSHR miss cycles -system.cpu0.l1c.ReadReq_mshr_uncacheable_latency::cpu0 712928581 # number of ReadReq MSHR uncacheable cycles -system.cpu0.l1c.ReadReq_mshr_uncacheable_latency::total 712928581 # number of ReadReq MSHR uncacheable cycles -system.cpu0.l1c.WriteReq_mshr_uncacheable_latency::cpu0 437133462 # number of WriteReq MSHR uncacheable cycles -system.cpu0.l1c.WriteReq_mshr_uncacheable_latency::total 437133462 # number of WriteReq MSHR uncacheable cycles -system.cpu0.l1c.overall_mshr_uncacheable_latency::cpu0 1150062043 # number of overall MSHR uncacheable cycles -system.cpu0.l1c.overall_mshr_uncacheable_latency::total 1150062043 # number of overall MSHR uncacheable cycles -system.cpu0.l1c.ReadReq_mshr_miss_rate::cpu0 0.805278 # mshr miss rate for ReadReq accesses -system.cpu0.l1c.ReadReq_mshr_miss_rate::total 0.805278 # mshr miss rate for ReadReq accesses -system.cpu0.l1c.WriteReq_mshr_miss_rate::cpu0 0.953812 # mshr miss rate for WriteReq accesses -system.cpu0.l1c.WriteReq_mshr_miss_rate::total 0.953812 # mshr miss rate for WriteReq accesses -system.cpu0.l1c.demand_mshr_miss_rate::cpu0 0.857153 # mshr miss rate for demand accesses -system.cpu0.l1c.demand_mshr_miss_rate::total 0.857153 # mshr miss rate for demand accesses -system.cpu0.l1c.overall_mshr_miss_rate::cpu0 0.857153 # mshr miss rate for overall accesses -system.cpu0.l1c.overall_mshr_miss_rate::total 0.857153 # mshr miss rate for overall accesses -system.cpu0.l1c.ReadReq_avg_mshr_miss_latency::cpu0 35120.514286 # average ReadReq mshr miss latency -system.cpu0.l1c.ReadReq_avg_mshr_miss_latency::total 35120.514286 # average ReadReq mshr miss latency -system.cpu0.l1c.WriteReq_avg_mshr_miss_latency::cpu0 45360.323625 # average WriteReq mshr miss latency -system.cpu0.l1c.WriteReq_avg_mshr_miss_latency::total 45360.323625 # average WriteReq mshr miss latency -system.cpu0.l1c.demand_avg_mshr_miss_latency::cpu0 39100.019546 # average overall mshr miss latency -system.cpu0.l1c.demand_avg_mshr_miss_latency::total 39100.019546 # average overall mshr miss latency -system.cpu0.l1c.overall_avg_mshr_miss_latency::cpu0 39100.019546 # average overall mshr miss latency -system.cpu0.l1c.overall_avg_mshr_miss_latency::total 39100.019546 # average overall mshr miss latency +system.cpu0.l1c.writebacks::writebacks 9569 # number of writebacks +system.cpu0.l1c.writebacks::total 9569 # number of writebacks +system.cpu0.l1c.ReadReq_mshr_misses::cpu0 35640 # number of ReadReq MSHR misses +system.cpu0.l1c.ReadReq_mshr_misses::total 35640 # number of ReadReq MSHR misses +system.cpu0.l1c.WriteReq_mshr_misses::cpu0 23074 # number of WriteReq MSHR misses +system.cpu0.l1c.WriteReq_mshr_misses::total 23074 # number of WriteReq MSHR misses +system.cpu0.l1c.demand_mshr_misses::cpu0 58714 # number of demand (read+write) MSHR misses +system.cpu0.l1c.demand_mshr_misses::total 58714 # number of demand (read+write) MSHR misses +system.cpu0.l1c.overall_mshr_misses::cpu0 58714 # number of overall MSHR misses +system.cpu0.l1c.overall_mshr_misses::total 58714 # number of overall MSHR misses +system.cpu0.l1c.ReadReq_mshr_miss_latency::cpu0 860177811 # number of ReadReq MSHR miss cycles +system.cpu0.l1c.ReadReq_mshr_miss_latency::total 860177811 # number of ReadReq MSHR miss cycles +system.cpu0.l1c.WriteReq_mshr_miss_latency::cpu0 808764395 # number of WriteReq MSHR miss cycles +system.cpu0.l1c.WriteReq_mshr_miss_latency::total 808764395 # number of WriteReq MSHR miss cycles +system.cpu0.l1c.demand_mshr_miss_latency::cpu0 1668942206 # number of demand (read+write) MSHR miss cycles +system.cpu0.l1c.demand_mshr_miss_latency::total 1668942206 # number of demand (read+write) MSHR miss cycles +system.cpu0.l1c.overall_mshr_miss_latency::cpu0 1668942206 # number of overall MSHR miss cycles +system.cpu0.l1c.overall_mshr_miss_latency::total 1668942206 # number of overall MSHR miss cycles +system.cpu0.l1c.ReadReq_mshr_uncacheable_latency::cpu0 696207485 # number of ReadReq MSHR uncacheable cycles +system.cpu0.l1c.ReadReq_mshr_uncacheable_latency::total 696207485 # number of ReadReq MSHR uncacheable cycles +system.cpu0.l1c.WriteReq_mshr_uncacheable_latency::cpu0 1651009618 # number of WriteReq MSHR uncacheable cycles +system.cpu0.l1c.WriteReq_mshr_uncacheable_latency::total 1651009618 # number of WriteReq MSHR uncacheable cycles +system.cpu0.l1c.overall_mshr_uncacheable_latency::cpu0 2347217103 # number of overall MSHR uncacheable cycles +system.cpu0.l1c.overall_mshr_uncacheable_latency::total 2347217103 # number of overall MSHR uncacheable cycles +system.cpu0.l1c.ReadReq_mshr_miss_rate::cpu0 0.807962 # mshr miss rate for ReadReq accesses +system.cpu0.l1c.ReadReq_mshr_miss_rate::total 0.807962 # mshr miss rate for ReadReq accesses +system.cpu0.l1c.WriteReq_mshr_miss_rate::cpu0 0.955524 # mshr miss rate for WriteReq accesses +system.cpu0.l1c.WriteReq_mshr_miss_rate::total 0.955524 # mshr miss rate for WriteReq accesses +system.cpu0.l1c.demand_mshr_miss_rate::cpu0 0.860165 # mshr miss rate for demand accesses +system.cpu0.l1c.demand_mshr_miss_rate::total 0.860165 # mshr miss rate for demand accesses +system.cpu0.l1c.overall_mshr_miss_rate::cpu0 0.860165 # mshr miss rate for overall accesses +system.cpu0.l1c.overall_mshr_miss_rate::total 0.860165 # mshr miss rate for overall accesses +system.cpu0.l1c.ReadReq_avg_mshr_miss_latency::cpu0 24135.179882 # average ReadReq mshr miss latency +system.cpu0.l1c.ReadReq_avg_mshr_miss_latency::total 24135.179882 # average ReadReq mshr miss latency +system.cpu0.l1c.WriteReq_avg_mshr_miss_latency::cpu0 35050.896897 # average WriteReq mshr miss latency +system.cpu0.l1c.WriteReq_avg_mshr_miss_latency::total 35050.896897 # average WriteReq mshr miss latency +system.cpu0.l1c.demand_avg_mshr_miss_latency::cpu0 28424.944749 # average overall mshr miss latency +system.cpu0.l1c.demand_avg_mshr_miss_latency::total 28424.944749 # average overall mshr miss latency +system.cpu0.l1c.overall_avg_mshr_miss_latency::cpu0 28424.944749 # average overall mshr miss latency +system.cpu0.l1c.overall_avg_mshr_miss_latency::total 28424.944749 # average overall mshr miss latency system.cpu0.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu0 inf # average ReadReq mshr uncacheable latency system.cpu0.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu0 inf # average WriteReq mshr uncacheable latency @@ -771,114 +845,114 @@ system.cpu0.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu0.l1c.overall_avg_mshr_uncacheable_latency::cpu0 inf # average overall mshr uncacheable latency system.cpu0.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.l1c.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.num_reads 98684 # number of read accesses completed -system.cpu1.num_writes 53281 # number of write accesses completed +system.cpu1.num_reads 98391 # number of read accesses completed +system.cpu1.num_writes 53060 # number of write accesses completed system.cpu1.num_copies 0 # number of copy accesses completed -system.cpu1.l1c.replacements 21834 # number of replacements -system.cpu1.l1c.tagsinuse 394.001606 # Cycle average of tags in use -system.cpu1.l1c.total_refs 13244 # Total number of references to valid blocks. -system.cpu1.l1c.sampled_refs 22217 # Sample count of references to valid blocks. -system.cpu1.l1c.avg_refs 0.596120 # Average number of references to valid blocks. +system.cpu1.l1c.replacements 21908 # number of replacements +system.cpu1.l1c.tagsinuse 394.826417 # Cycle average of tags in use +system.cpu1.l1c.total_refs 13138 # Total number of references to valid blocks. +system.cpu1.l1c.sampled_refs 22318 # Sample count of references to valid blocks. +system.cpu1.l1c.avg_refs 0.588673 # Average number of references to valid blocks. system.cpu1.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.l1c.occ_blocks::cpu1 394.001606 # Average occupied blocks per requestor -system.cpu1.l1c.occ_percent::cpu1 0.769534 # Average percentage of cache occupancy -system.cpu1.l1c.occ_percent::total 0.769534 # Average percentage of cache occupancy -system.cpu1.l1c.ReadReq_hits::cpu1 8661 # number of ReadReq hits -system.cpu1.l1c.ReadReq_hits::total 8661 # number of ReadReq hits -system.cpu1.l1c.WriteReq_hits::cpu1 1083 # number of WriteReq hits -system.cpu1.l1c.WriteReq_hits::total 1083 # number of WriteReq hits -system.cpu1.l1c.demand_hits::cpu1 9744 # number of demand (read+write) hits -system.cpu1.l1c.demand_hits::total 9744 # number of demand (read+write) hits -system.cpu1.l1c.overall_hits::cpu1 9744 # number of overall hits -system.cpu1.l1c.overall_hits::total 9744 # number of overall hits -system.cpu1.l1c.ReadReq_misses::cpu1 35792 # number of ReadReq misses -system.cpu1.l1c.ReadReq_misses::total 35792 # number of ReadReq misses -system.cpu1.l1c.WriteReq_misses::cpu1 23021 # number of WriteReq misses -system.cpu1.l1c.WriteReq_misses::total 23021 # number of WriteReq misses -system.cpu1.l1c.demand_misses::cpu1 58813 # number of demand (read+write) misses -system.cpu1.l1c.demand_misses::total 58813 # number of demand (read+write) misses -system.cpu1.l1c.overall_misses::cpu1 58813 # number of overall misses -system.cpu1.l1c.overall_misses::total 58813 # number of overall misses -system.cpu1.l1c.ReadReq_miss_latency::cpu1 1333175718 # number of ReadReq miss cycles -system.cpu1.l1c.ReadReq_miss_latency::total 1333175718 # number of ReadReq miss cycles -system.cpu1.l1c.WriteReq_miss_latency::cpu1 1095650216 # number of WriteReq miss cycles -system.cpu1.l1c.WriteReq_miss_latency::total 1095650216 # number of WriteReq miss cycles -system.cpu1.l1c.demand_miss_latency::cpu1 2428825934 # number of demand (read+write) miss cycles -system.cpu1.l1c.demand_miss_latency::total 2428825934 # number of demand (read+write) miss cycles -system.cpu1.l1c.overall_miss_latency::cpu1 2428825934 # number of overall miss cycles -system.cpu1.l1c.overall_miss_latency::total 2428825934 # number of overall miss cycles -system.cpu1.l1c.ReadReq_accesses::cpu1 44453 # number of ReadReq accesses(hits+misses) -system.cpu1.l1c.ReadReq_accesses::total 44453 # number of ReadReq accesses(hits+misses) -system.cpu1.l1c.WriteReq_accesses::cpu1 24104 # number of WriteReq accesses(hits+misses) -system.cpu1.l1c.WriteReq_accesses::total 24104 # number of WriteReq accesses(hits+misses) -system.cpu1.l1c.demand_accesses::cpu1 68557 # number of demand (read+write) accesses -system.cpu1.l1c.demand_accesses::total 68557 # number of demand (read+write) accesses -system.cpu1.l1c.overall_accesses::cpu1 68557 # number of overall (read+write) accesses -system.cpu1.l1c.overall_accesses::total 68557 # number of overall (read+write) accesses -system.cpu1.l1c.ReadReq_miss_rate::cpu1 0.805165 # miss rate for ReadReq accesses -system.cpu1.l1c.ReadReq_miss_rate::total 0.805165 # miss rate for ReadReq accesses -system.cpu1.l1c.WriteReq_miss_rate::cpu1 0.955070 # miss rate for WriteReq accesses -system.cpu1.l1c.WriteReq_miss_rate::total 0.955070 # miss rate for WriteReq accesses -system.cpu1.l1c.demand_miss_rate::cpu1 0.857870 # miss rate for demand accesses -system.cpu1.l1c.demand_miss_rate::total 0.857870 # miss rate for demand accesses -system.cpu1.l1c.overall_miss_rate::cpu1 0.857870 # miss rate for overall accesses -system.cpu1.l1c.overall_miss_rate::total 0.857870 # miss rate for overall accesses -system.cpu1.l1c.ReadReq_avg_miss_latency::cpu1 37247.868742 # average ReadReq miss latency -system.cpu1.l1c.ReadReq_avg_miss_latency::total 37247.868742 # average ReadReq miss latency -system.cpu1.l1c.WriteReq_avg_miss_latency::cpu1 47593.510968 # average WriteReq miss latency -system.cpu1.l1c.WriteReq_avg_miss_latency::total 47593.510968 # average WriteReq miss latency -system.cpu1.l1c.demand_avg_miss_latency::cpu1 41297.433119 # average overall miss latency -system.cpu1.l1c.demand_avg_miss_latency::total 41297.433119 # average overall miss latency -system.cpu1.l1c.overall_avg_miss_latency::cpu1 41297.433119 # average overall miss latency -system.cpu1.l1c.overall_avg_miss_latency::total 41297.433119 # average overall miss latency -system.cpu1.l1c.blocked_cycles::no_mshrs 1437849 # number of cycles access was blocked +system.cpu1.l1c.occ_blocks::cpu1 394.826417 # Average occupied blocks per requestor +system.cpu1.l1c.occ_percent::cpu1 0.771145 # Average percentage of cache occupancy +system.cpu1.l1c.occ_percent::total 0.771145 # Average percentage of cache occupancy +system.cpu1.l1c.ReadReq_hits::cpu1 8563 # number of ReadReq hits +system.cpu1.l1c.ReadReq_hits::total 8563 # number of ReadReq hits +system.cpu1.l1c.WriteReq_hits::cpu1 1113 # number of WriteReq hits +system.cpu1.l1c.WriteReq_hits::total 1113 # number of WriteReq hits +system.cpu1.l1c.demand_hits::cpu1 9676 # number of demand (read+write) hits +system.cpu1.l1c.demand_hits::total 9676 # number of demand (read+write) hits +system.cpu1.l1c.overall_hits::cpu1 9676 # number of overall hits +system.cpu1.l1c.overall_hits::total 9676 # number of overall hits +system.cpu1.l1c.ReadReq_misses::cpu1 35632 # number of ReadReq misses +system.cpu1.l1c.ReadReq_misses::total 35632 # number of ReadReq misses +system.cpu1.l1c.WriteReq_misses::cpu1 23114 # number of WriteReq misses +system.cpu1.l1c.WriteReq_misses::total 23114 # number of WriteReq misses +system.cpu1.l1c.demand_misses::cpu1 58746 # number of demand (read+write) misses +system.cpu1.l1c.demand_misses::total 58746 # number of demand (read+write) misses +system.cpu1.l1c.overall_misses::cpu1 58746 # number of overall misses +system.cpu1.l1c.overall_misses::total 58746 # number of overall misses +system.cpu1.l1c.ReadReq_miss_latency::cpu1 934157803 # number of ReadReq miss cycles +system.cpu1.l1c.ReadReq_miss_latency::total 934157803 # number of ReadReq miss cycles +system.cpu1.l1c.WriteReq_miss_latency::cpu1 854823705 # number of WriteReq miss cycles +system.cpu1.l1c.WriteReq_miss_latency::total 854823705 # number of WriteReq miss cycles +system.cpu1.l1c.demand_miss_latency::cpu1 1788981508 # number of demand (read+write) miss cycles +system.cpu1.l1c.demand_miss_latency::total 1788981508 # number of demand (read+write) miss cycles +system.cpu1.l1c.overall_miss_latency::cpu1 1788981508 # number of overall miss cycles +system.cpu1.l1c.overall_miss_latency::total 1788981508 # number of overall miss cycles +system.cpu1.l1c.ReadReq_accesses::cpu1 44195 # number of ReadReq accesses(hits+misses) +system.cpu1.l1c.ReadReq_accesses::total 44195 # number of ReadReq accesses(hits+misses) +system.cpu1.l1c.WriteReq_accesses::cpu1 24227 # number of WriteReq accesses(hits+misses) +system.cpu1.l1c.WriteReq_accesses::total 24227 # number of WriteReq accesses(hits+misses) +system.cpu1.l1c.demand_accesses::cpu1 68422 # number of demand (read+write) accesses +system.cpu1.l1c.demand_accesses::total 68422 # number of demand (read+write) accesses +system.cpu1.l1c.overall_accesses::cpu1 68422 # number of overall (read+write) accesses +system.cpu1.l1c.overall_accesses::total 68422 # number of overall (read+write) accesses +system.cpu1.l1c.ReadReq_miss_rate::cpu1 0.806245 # miss rate for ReadReq accesses +system.cpu1.l1c.ReadReq_miss_rate::total 0.806245 # miss rate for ReadReq accesses +system.cpu1.l1c.WriteReq_miss_rate::cpu1 0.954060 # miss rate for WriteReq accesses +system.cpu1.l1c.WriteReq_miss_rate::total 0.954060 # miss rate for WriteReq accesses +system.cpu1.l1c.demand_miss_rate::cpu1 0.858583 # miss rate for demand accesses +system.cpu1.l1c.demand_miss_rate::total 0.858583 # miss rate for demand accesses +system.cpu1.l1c.overall_miss_rate::cpu1 0.858583 # miss rate for overall accesses +system.cpu1.l1c.overall_miss_rate::total 0.858583 # miss rate for overall accesses +system.cpu1.l1c.ReadReq_avg_miss_latency::cpu1 26216.822042 # average ReadReq miss latency +system.cpu1.l1c.ReadReq_avg_miss_latency::total 26216.822042 # average ReadReq miss latency +system.cpu1.l1c.WriteReq_avg_miss_latency::cpu1 36982.941291 # average WriteReq miss latency +system.cpu1.l1c.WriteReq_avg_miss_latency::total 36982.941291 # average WriteReq miss latency +system.cpu1.l1c.demand_avg_miss_latency::cpu1 30452.822456 # average overall miss latency +system.cpu1.l1c.demand_avg_miss_latency::total 30452.822456 # average overall miss latency +system.cpu1.l1c.overall_avg_miss_latency::cpu1 30452.822456 # average overall miss latency +system.cpu1.l1c.overall_avg_miss_latency::total 30452.822456 # average overall miss latency +system.cpu1.l1c.blocked_cycles::no_mshrs 1014678 # number of cycles access was blocked system.cpu1.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.l1c.blocked::no_mshrs 66915 # number of cycles access was blocked +system.cpu1.l1c.blocked::no_mshrs 61858 # number of cycles access was blocked system.cpu1.l1c.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.l1c.avg_blocked_cycles::no_mshrs 21.487693 # average number of cycles each access was blocked +system.cpu1.l1c.avg_blocked_cycles::no_mshrs 16.403343 # average number of cycles each access was blocked system.cpu1.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.l1c.fast_writes 0 # number of fast writes performed system.cpu1.l1c.cache_copies 0 # number of cache copies performed -system.cpu1.l1c.writebacks::writebacks 9612 # number of writebacks -system.cpu1.l1c.writebacks::total 9612 # number of writebacks -system.cpu1.l1c.ReadReq_mshr_misses::cpu1 35792 # number of ReadReq MSHR misses -system.cpu1.l1c.ReadReq_mshr_misses::total 35792 # number of ReadReq MSHR misses -system.cpu1.l1c.WriteReq_mshr_misses::cpu1 23021 # number of WriteReq MSHR misses -system.cpu1.l1c.WriteReq_mshr_misses::total 23021 # number of WriteReq MSHR misses -system.cpu1.l1c.demand_mshr_misses::cpu1 58813 # number of demand (read+write) MSHR misses -system.cpu1.l1c.demand_mshr_misses::total 58813 # number of demand (read+write) MSHR misses -system.cpu1.l1c.overall_mshr_misses::cpu1 58813 # number of overall MSHR misses -system.cpu1.l1c.overall_mshr_misses::total 58813 # number of overall MSHR misses -system.cpu1.l1c.ReadReq_mshr_miss_latency::cpu1 1261597219 # number of ReadReq MSHR miss cycles -system.cpu1.l1c.ReadReq_mshr_miss_latency::total 1261597219 # number of ReadReq MSHR miss cycles -system.cpu1.l1c.WriteReq_mshr_miss_latency::cpu1 1049610216 # number of WriteReq MSHR miss cycles -system.cpu1.l1c.WriteReq_mshr_miss_latency::total 1049610216 # number of WriteReq MSHR miss cycles -system.cpu1.l1c.demand_mshr_miss_latency::cpu1 2311207435 # number of demand (read+write) MSHR miss cycles -system.cpu1.l1c.demand_mshr_miss_latency::total 2311207435 # number of demand (read+write) MSHR miss cycles -system.cpu1.l1c.overall_mshr_miss_latency::cpu1 2311207435 # number of overall MSHR miss cycles -system.cpu1.l1c.overall_mshr_miss_latency::total 2311207435 # number of overall MSHR miss cycles -system.cpu1.l1c.ReadReq_mshr_uncacheable_latency::cpu1 716556549 # number of ReadReq MSHR uncacheable cycles -system.cpu1.l1c.ReadReq_mshr_uncacheable_latency::total 716556549 # number of ReadReq MSHR uncacheable cycles -system.cpu1.l1c.WriteReq_mshr_uncacheable_latency::cpu1 420969607 # number of WriteReq MSHR uncacheable cycles -system.cpu1.l1c.WriteReq_mshr_uncacheable_latency::total 420969607 # number of WriteReq MSHR uncacheable cycles -system.cpu1.l1c.overall_mshr_uncacheable_latency::cpu1 1137526156 # number of overall MSHR uncacheable cycles -system.cpu1.l1c.overall_mshr_uncacheable_latency::total 1137526156 # number of overall MSHR uncacheable cycles -system.cpu1.l1c.ReadReq_mshr_miss_rate::cpu1 0.805165 # mshr miss rate for ReadReq accesses -system.cpu1.l1c.ReadReq_mshr_miss_rate::total 0.805165 # mshr miss rate for ReadReq accesses -system.cpu1.l1c.WriteReq_mshr_miss_rate::cpu1 0.955070 # mshr miss rate for WriteReq accesses -system.cpu1.l1c.WriteReq_mshr_miss_rate::total 0.955070 # mshr miss rate for WriteReq accesses -system.cpu1.l1c.demand_mshr_miss_rate::cpu1 0.857870 # mshr miss rate for demand accesses -system.cpu1.l1c.demand_mshr_miss_rate::total 0.857870 # mshr miss rate for demand accesses -system.cpu1.l1c.overall_mshr_miss_rate::cpu1 0.857870 # mshr miss rate for overall accesses -system.cpu1.l1c.overall_mshr_miss_rate::total 0.857870 # mshr miss rate for overall accesses -system.cpu1.l1c.ReadReq_avg_mshr_miss_latency::cpu1 35248.022435 # average ReadReq mshr miss latency -system.cpu1.l1c.ReadReq_avg_mshr_miss_latency::total 35248.022435 # average ReadReq mshr miss latency -system.cpu1.l1c.WriteReq_avg_mshr_miss_latency::cpu1 45593.597845 # average WriteReq mshr miss latency -system.cpu1.l1c.WriteReq_avg_mshr_miss_latency::total 45593.597845 # average WriteReq mshr miss latency -system.cpu1.l1c.demand_avg_mshr_miss_latency::cpu1 39297.560658 # average overall mshr miss latency -system.cpu1.l1c.demand_avg_mshr_miss_latency::total 39297.560658 # average overall mshr miss latency -system.cpu1.l1c.overall_avg_mshr_miss_latency::cpu1 39297.560658 # average overall mshr miss latency -system.cpu1.l1c.overall_avg_mshr_miss_latency::total 39297.560658 # average overall mshr miss latency +system.cpu1.l1c.writebacks::writebacks 9599 # number of writebacks +system.cpu1.l1c.writebacks::total 9599 # number of writebacks +system.cpu1.l1c.ReadReq_mshr_misses::cpu1 35632 # number of ReadReq MSHR misses +system.cpu1.l1c.ReadReq_mshr_misses::total 35632 # number of ReadReq MSHR misses +system.cpu1.l1c.WriteReq_mshr_misses::cpu1 23114 # number of WriteReq MSHR misses +system.cpu1.l1c.WriteReq_mshr_misses::total 23114 # number of WriteReq MSHR misses +system.cpu1.l1c.demand_mshr_misses::cpu1 58746 # number of demand (read+write) MSHR misses +system.cpu1.l1c.demand_mshr_misses::total 58746 # number of demand (read+write) MSHR misses +system.cpu1.l1c.overall_mshr_misses::cpu1 58746 # number of overall MSHR misses +system.cpu1.l1c.overall_mshr_misses::total 58746 # number of overall MSHR misses +system.cpu1.l1c.ReadReq_mshr_miss_latency::cpu1 860390916 # number of ReadReq MSHR miss cycles +system.cpu1.l1c.ReadReq_mshr_miss_latency::total 860390916 # number of ReadReq MSHR miss cycles +system.cpu1.l1c.WriteReq_mshr_miss_latency::cpu1 807278180 # number of WriteReq MSHR miss cycles +system.cpu1.l1c.WriteReq_mshr_miss_latency::total 807278180 # number of WriteReq MSHR miss cycles +system.cpu1.l1c.demand_mshr_miss_latency::cpu1 1667669096 # number of demand (read+write) MSHR miss cycles +system.cpu1.l1c.demand_mshr_miss_latency::total 1667669096 # number of demand (read+write) MSHR miss cycles +system.cpu1.l1c.overall_mshr_miss_latency::cpu1 1667669096 # number of overall MSHR miss cycles +system.cpu1.l1c.overall_mshr_miss_latency::total 1667669096 # number of overall MSHR miss cycles +system.cpu1.l1c.ReadReq_mshr_uncacheable_latency::cpu1 703500956 # number of ReadReq MSHR uncacheable cycles +system.cpu1.l1c.ReadReq_mshr_uncacheable_latency::total 703500956 # number of ReadReq MSHR uncacheable cycles +system.cpu1.l1c.WriteReq_mshr_uncacheable_latency::cpu1 1594898180 # number of WriteReq MSHR uncacheable cycles +system.cpu1.l1c.WriteReq_mshr_uncacheable_latency::total 1594898180 # number of WriteReq MSHR uncacheable cycles +system.cpu1.l1c.overall_mshr_uncacheable_latency::cpu1 2298399136 # number of overall MSHR uncacheable cycles +system.cpu1.l1c.overall_mshr_uncacheable_latency::total 2298399136 # number of overall MSHR uncacheable cycles +system.cpu1.l1c.ReadReq_mshr_miss_rate::cpu1 0.806245 # mshr miss rate for ReadReq accesses +system.cpu1.l1c.ReadReq_mshr_miss_rate::total 0.806245 # mshr miss rate for ReadReq accesses +system.cpu1.l1c.WriteReq_mshr_miss_rate::cpu1 0.954060 # mshr miss rate for WriteReq accesses +system.cpu1.l1c.WriteReq_mshr_miss_rate::total 0.954060 # mshr miss rate for WriteReq accesses +system.cpu1.l1c.demand_mshr_miss_rate::cpu1 0.858583 # mshr miss rate for demand accesses +system.cpu1.l1c.demand_mshr_miss_rate::total 0.858583 # mshr miss rate for demand accesses +system.cpu1.l1c.overall_mshr_miss_rate::cpu1 0.858583 # mshr miss rate for overall accesses +system.cpu1.l1c.overall_mshr_miss_rate::total 0.858583 # mshr miss rate for overall accesses +system.cpu1.l1c.ReadReq_avg_mshr_miss_latency::cpu1 24146.579367 # average ReadReq mshr miss latency +system.cpu1.l1c.ReadReq_avg_mshr_miss_latency::total 24146.579367 # average ReadReq mshr miss latency +system.cpu1.l1c.WriteReq_avg_mshr_miss_latency::cpu1 34925.940123 # average WriteReq mshr miss latency +system.cpu1.l1c.WriteReq_avg_mshr_miss_latency::total 34925.940123 # average WriteReq mshr miss latency +system.cpu1.l1c.demand_avg_mshr_miss_latency::cpu1 28387.789739 # average overall mshr miss latency +system.cpu1.l1c.demand_avg_mshr_miss_latency::total 28387.789739 # average overall mshr miss latency +system.cpu1.l1c.overall_avg_mshr_miss_latency::cpu1 28387.789739 # average overall mshr miss latency +system.cpu1.l1c.overall_avg_mshr_miss_latency::total 28387.789739 # average overall mshr miss latency system.cpu1.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu1 inf # average ReadReq mshr uncacheable latency system.cpu1.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu1 inf # average WriteReq mshr uncacheable latency @@ -886,114 +960,114 @@ system.cpu1.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu1.l1c.overall_avg_mshr_uncacheable_latency::cpu1 inf # average overall mshr uncacheable latency system.cpu1.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.l1c.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu2.num_reads 99895 # number of read accesses completed -system.cpu2.num_writes 53724 # number of write accesses completed +system.cpu2.num_reads 100000 # number of read accesses completed +system.cpu2.num_writes 53426 # number of write accesses completed system.cpu2.num_copies 0 # number of copy accesses completed -system.cpu2.l1c.replacements 22670 # number of replacements -system.cpu2.l1c.tagsinuse 395.972858 # Cycle average of tags in use -system.cpu2.l1c.total_refs 13513 # Total number of references to valid blocks. -system.cpu2.l1c.sampled_refs 23058 # Sample count of references to valid blocks. -system.cpu2.l1c.avg_refs 0.586044 # Average number of references to valid blocks. +system.cpu2.l1c.replacements 22360 # number of replacements +system.cpu2.l1c.tagsinuse 394.888678 # Cycle average of tags in use +system.cpu2.l1c.total_refs 13327 # Total number of references to valid blocks. +system.cpu2.l1c.sampled_refs 22756 # Sample count of references to valid blocks. +system.cpu2.l1c.avg_refs 0.585648 # Average number of references to valid blocks. system.cpu2.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu2.l1c.occ_blocks::cpu2 395.972858 # Average occupied blocks per requestor -system.cpu2.l1c.occ_percent::cpu2 0.773384 # Average percentage of cache occupancy -system.cpu2.l1c.occ_percent::total 0.773384 # Average percentage of cache occupancy -system.cpu2.l1c.ReadReq_hits::cpu2 8816 # number of ReadReq hits -system.cpu2.l1c.ReadReq_hits::total 8816 # number of ReadReq hits -system.cpu2.l1c.WriteReq_hits::cpu2 1120 # number of WriteReq hits -system.cpu2.l1c.WriteReq_hits::total 1120 # number of WriteReq hits -system.cpu2.l1c.demand_hits::cpu2 9936 # number of demand (read+write) hits -system.cpu2.l1c.demand_hits::total 9936 # number of demand (read+write) hits -system.cpu2.l1c.overall_hits::cpu2 9936 # number of overall hits -system.cpu2.l1c.overall_hits::total 9936 # number of overall hits -system.cpu2.l1c.ReadReq_misses::cpu2 36217 # number of ReadReq misses -system.cpu2.l1c.ReadReq_misses::total 36217 # number of ReadReq misses -system.cpu2.l1c.WriteReq_misses::cpu2 23141 # number of WriteReq misses -system.cpu2.l1c.WriteReq_misses::total 23141 # number of WriteReq misses -system.cpu2.l1c.demand_misses::cpu2 59358 # number of demand (read+write) misses -system.cpu2.l1c.demand_misses::total 59358 # number of demand (read+write) misses -system.cpu2.l1c.overall_misses::cpu2 59358 # number of overall misses -system.cpu2.l1c.overall_misses::total 59358 # number of overall misses -system.cpu2.l1c.ReadReq_miss_latency::cpu2 1347141340 # number of ReadReq miss cycles -system.cpu2.l1c.ReadReq_miss_latency::total 1347141340 # number of ReadReq miss cycles -system.cpu2.l1c.WriteReq_miss_latency::cpu2 1089667259 # number of WriteReq miss cycles -system.cpu2.l1c.WriteReq_miss_latency::total 1089667259 # number of WriteReq miss cycles -system.cpu2.l1c.demand_miss_latency::cpu2 2436808599 # number of demand (read+write) miss cycles -system.cpu2.l1c.demand_miss_latency::total 2436808599 # number of demand (read+write) miss cycles -system.cpu2.l1c.overall_miss_latency::cpu2 2436808599 # number of overall miss cycles -system.cpu2.l1c.overall_miss_latency::total 2436808599 # number of overall miss cycles -system.cpu2.l1c.ReadReq_accesses::cpu2 45033 # number of ReadReq accesses(hits+misses) -system.cpu2.l1c.ReadReq_accesses::total 45033 # number of ReadReq accesses(hits+misses) -system.cpu2.l1c.WriteReq_accesses::cpu2 24261 # number of WriteReq accesses(hits+misses) -system.cpu2.l1c.WriteReq_accesses::total 24261 # number of WriteReq accesses(hits+misses) -system.cpu2.l1c.demand_accesses::cpu2 69294 # number of demand (read+write) accesses -system.cpu2.l1c.demand_accesses::total 69294 # number of demand (read+write) accesses -system.cpu2.l1c.overall_accesses::cpu2 69294 # number of overall (read+write) accesses -system.cpu2.l1c.overall_accesses::total 69294 # number of overall (read+write) accesses -system.cpu2.l1c.ReadReq_miss_rate::cpu2 0.804232 # miss rate for ReadReq accesses -system.cpu2.l1c.ReadReq_miss_rate::total 0.804232 # miss rate for ReadReq accesses -system.cpu2.l1c.WriteReq_miss_rate::cpu2 0.953835 # miss rate for WriteReq accesses -system.cpu2.l1c.WriteReq_miss_rate::total 0.953835 # miss rate for WriteReq accesses -system.cpu2.l1c.demand_miss_rate::cpu2 0.856611 # miss rate for demand accesses -system.cpu2.l1c.demand_miss_rate::total 0.856611 # miss rate for demand accesses -system.cpu2.l1c.overall_miss_rate::cpu2 0.856611 # miss rate for overall accesses -system.cpu2.l1c.overall_miss_rate::total 0.856611 # miss rate for overall accesses -system.cpu2.l1c.ReadReq_avg_miss_latency::cpu2 37196.381257 # average ReadReq miss latency -system.cpu2.l1c.ReadReq_avg_miss_latency::total 37196.381257 # average ReadReq miss latency -system.cpu2.l1c.WriteReq_avg_miss_latency::cpu2 47088.166415 # average WriteReq miss latency -system.cpu2.l1c.WriteReq_avg_miss_latency::total 47088.166415 # average WriteReq miss latency -system.cpu2.l1c.demand_avg_miss_latency::cpu2 41052.740978 # average overall miss latency -system.cpu2.l1c.demand_avg_miss_latency::total 41052.740978 # average overall miss latency -system.cpu2.l1c.overall_avg_miss_latency::cpu2 41052.740978 # average overall miss latency -system.cpu2.l1c.overall_avg_miss_latency::total 41052.740978 # average overall miss latency -system.cpu2.l1c.blocked_cycles::no_mshrs 1437012 # number of cycles access was blocked +system.cpu2.l1c.occ_blocks::cpu2 394.888678 # Average occupied blocks per requestor +system.cpu2.l1c.occ_percent::cpu2 0.771267 # Average percentage of cache occupancy +system.cpu2.l1c.occ_percent::total 0.771267 # Average percentage of cache occupancy +system.cpu2.l1c.ReadReq_hits::cpu2 8771 # number of ReadReq hits +system.cpu2.l1c.ReadReq_hits::total 8771 # number of ReadReq hits +system.cpu2.l1c.WriteReq_hits::cpu2 1101 # number of WriteReq hits +system.cpu2.l1c.WriteReq_hits::total 1101 # number of WriteReq hits +system.cpu2.l1c.demand_hits::cpu2 9872 # number of demand (read+write) hits +system.cpu2.l1c.demand_hits::total 9872 # number of demand (read+write) hits +system.cpu2.l1c.overall_hits::cpu2 9872 # number of overall hits +system.cpu2.l1c.overall_hits::total 9872 # number of overall hits +system.cpu2.l1c.ReadReq_misses::cpu2 36112 # number of ReadReq misses +system.cpu2.l1c.ReadReq_misses::total 36112 # number of ReadReq misses +system.cpu2.l1c.WriteReq_misses::cpu2 22938 # number of WriteReq misses +system.cpu2.l1c.WriteReq_misses::total 22938 # number of WriteReq misses +system.cpu2.l1c.demand_misses::cpu2 59050 # number of demand (read+write) misses +system.cpu2.l1c.demand_misses::total 59050 # number of demand (read+write) misses +system.cpu2.l1c.overall_misses::cpu2 59050 # number of overall misses +system.cpu2.l1c.overall_misses::total 59050 # number of overall misses +system.cpu2.l1c.ReadReq_miss_latency::cpu2 945591370 # number of ReadReq miss cycles +system.cpu2.l1c.ReadReq_miss_latency::total 945591370 # number of ReadReq miss cycles +system.cpu2.l1c.WriteReq_miss_latency::cpu2 849320343 # number of WriteReq miss cycles +system.cpu2.l1c.WriteReq_miss_latency::total 849320343 # number of WriteReq miss cycles +system.cpu2.l1c.demand_miss_latency::cpu2 1794911713 # number of demand (read+write) miss cycles +system.cpu2.l1c.demand_miss_latency::total 1794911713 # number of demand (read+write) miss cycles +system.cpu2.l1c.overall_miss_latency::cpu2 1794911713 # number of overall miss cycles +system.cpu2.l1c.overall_miss_latency::total 1794911713 # number of overall miss cycles +system.cpu2.l1c.ReadReq_accesses::cpu2 44883 # number of ReadReq accesses(hits+misses) +system.cpu2.l1c.ReadReq_accesses::total 44883 # number of ReadReq accesses(hits+misses) +system.cpu2.l1c.WriteReq_accesses::cpu2 24039 # number of WriteReq accesses(hits+misses) +system.cpu2.l1c.WriteReq_accesses::total 24039 # number of WriteReq accesses(hits+misses) +system.cpu2.l1c.demand_accesses::cpu2 68922 # number of demand (read+write) accesses +system.cpu2.l1c.demand_accesses::total 68922 # number of demand (read+write) accesses +system.cpu2.l1c.overall_accesses::cpu2 68922 # number of overall (read+write) accesses +system.cpu2.l1c.overall_accesses::total 68922 # number of overall (read+write) accesses +system.cpu2.l1c.ReadReq_miss_rate::cpu2 0.804581 # miss rate for ReadReq accesses +system.cpu2.l1c.ReadReq_miss_rate::total 0.804581 # miss rate for ReadReq accesses +system.cpu2.l1c.WriteReq_miss_rate::cpu2 0.954199 # miss rate for WriteReq accesses +system.cpu2.l1c.WriteReq_miss_rate::total 0.954199 # miss rate for WriteReq accesses +system.cpu2.l1c.demand_miss_rate::cpu2 0.856766 # miss rate for demand accesses +system.cpu2.l1c.demand_miss_rate::total 0.856766 # miss rate for demand accesses +system.cpu2.l1c.overall_miss_rate::cpu2 0.856766 # miss rate for overall accesses +system.cpu2.l1c.overall_miss_rate::total 0.856766 # miss rate for overall accesses +system.cpu2.l1c.ReadReq_avg_miss_latency::cpu2 26184.962616 # average ReadReq miss latency +system.cpu2.l1c.ReadReq_avg_miss_latency::total 26184.962616 # average ReadReq miss latency +system.cpu2.l1c.WriteReq_avg_miss_latency::cpu2 37026.782762 # average WriteReq miss latency +system.cpu2.l1c.WriteReq_avg_miss_latency::total 37026.782762 # average WriteReq miss latency +system.cpu2.l1c.demand_avg_miss_latency::cpu2 30396.472701 # average overall miss latency +system.cpu2.l1c.demand_avg_miss_latency::total 30396.472701 # average overall miss latency +system.cpu2.l1c.overall_avg_miss_latency::cpu2 30396.472701 # average overall miss latency +system.cpu2.l1c.overall_avg_miss_latency::total 30396.472701 # average overall miss latency +system.cpu2.l1c.blocked_cycles::no_mshrs 1018235 # number of cycles access was blocked system.cpu2.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu2.l1c.blocked::no_mshrs 67454 # number of cycles access was blocked +system.cpu2.l1c.blocked::no_mshrs 62319 # number of cycles access was blocked system.cpu2.l1c.blocked::no_targets 0 # number of cycles access was blocked -system.cpu2.l1c.avg_blocked_cycles::no_mshrs 21.303585 # average number of cycles each access was blocked +system.cpu2.l1c.avg_blocked_cycles::no_mshrs 16.339078 # average number of cycles each access was blocked system.cpu2.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu2.l1c.fast_writes 0 # number of fast writes performed system.cpu2.l1c.cache_copies 0 # number of cache copies performed -system.cpu2.l1c.writebacks::writebacks 9964 # number of writebacks -system.cpu2.l1c.writebacks::total 9964 # number of writebacks -system.cpu2.l1c.ReadReq_mshr_misses::cpu2 36217 # number of ReadReq MSHR misses -system.cpu2.l1c.ReadReq_mshr_misses::total 36217 # number of ReadReq MSHR misses -system.cpu2.l1c.WriteReq_mshr_misses::cpu2 23141 # number of WriteReq MSHR misses -system.cpu2.l1c.WriteReq_mshr_misses::total 23141 # number of WriteReq MSHR misses -system.cpu2.l1c.demand_mshr_misses::cpu2 59358 # number of demand (read+write) MSHR misses -system.cpu2.l1c.demand_mshr_misses::total 59358 # number of demand (read+write) MSHR misses -system.cpu2.l1c.overall_mshr_misses::cpu2 59358 # number of overall MSHR misses -system.cpu2.l1c.overall_mshr_misses::total 59358 # number of overall MSHR misses -system.cpu2.l1c.ReadReq_mshr_miss_latency::cpu2 1274713340 # number of ReadReq MSHR miss cycles -system.cpu2.l1c.ReadReq_mshr_miss_latency::total 1274713340 # number of ReadReq MSHR miss cycles -system.cpu2.l1c.WriteReq_mshr_miss_latency::cpu2 1043385259 # number of WriteReq MSHR miss cycles -system.cpu2.l1c.WriteReq_mshr_miss_latency::total 1043385259 # number of WriteReq MSHR miss cycles -system.cpu2.l1c.demand_mshr_miss_latency::cpu2 2318098599 # number of demand (read+write) MSHR miss cycles -system.cpu2.l1c.demand_mshr_miss_latency::total 2318098599 # number of demand (read+write) MSHR miss cycles -system.cpu2.l1c.overall_mshr_miss_latency::cpu2 2318098599 # number of overall MSHR miss cycles -system.cpu2.l1c.overall_mshr_miss_latency::total 2318098599 # number of overall MSHR miss cycles -system.cpu2.l1c.ReadReq_mshr_uncacheable_latency::cpu2 709358616 # number of ReadReq MSHR uncacheable cycles -system.cpu2.l1c.ReadReq_mshr_uncacheable_latency::total 709358616 # number of ReadReq MSHR uncacheable cycles -system.cpu2.l1c.WriteReq_mshr_uncacheable_latency::cpu2 436023988 # number of WriteReq MSHR uncacheable cycles -system.cpu2.l1c.WriteReq_mshr_uncacheable_latency::total 436023988 # number of WriteReq MSHR uncacheable cycles -system.cpu2.l1c.overall_mshr_uncacheable_latency::cpu2 1145382604 # number of overall MSHR uncacheable cycles -system.cpu2.l1c.overall_mshr_uncacheable_latency::total 1145382604 # number of overall MSHR uncacheable cycles -system.cpu2.l1c.ReadReq_mshr_miss_rate::cpu2 0.804232 # mshr miss rate for ReadReq accesses -system.cpu2.l1c.ReadReq_mshr_miss_rate::total 0.804232 # mshr miss rate for ReadReq accesses -system.cpu2.l1c.WriteReq_mshr_miss_rate::cpu2 0.953835 # mshr miss rate for WriteReq accesses -system.cpu2.l1c.WriteReq_mshr_miss_rate::total 0.953835 # mshr miss rate for WriteReq accesses -system.cpu2.l1c.demand_mshr_miss_rate::cpu2 0.856611 # mshr miss rate for demand accesses -system.cpu2.l1c.demand_mshr_miss_rate::total 0.856611 # mshr miss rate for demand accesses -system.cpu2.l1c.overall_mshr_miss_rate::cpu2 0.856611 # mshr miss rate for overall accesses -system.cpu2.l1c.overall_mshr_miss_rate::total 0.856611 # mshr miss rate for overall accesses -system.cpu2.l1c.ReadReq_avg_mshr_miss_latency::cpu2 35196.546925 # average ReadReq mshr miss latency -system.cpu2.l1c.ReadReq_avg_mshr_miss_latency::total 35196.546925 # average ReadReq mshr miss latency -system.cpu2.l1c.WriteReq_avg_mshr_miss_latency::cpu2 45088.166415 # average WriteReq mshr miss latency -system.cpu2.l1c.WriteReq_avg_mshr_miss_latency::total 45088.166415 # average WriteReq mshr miss latency -system.cpu2.l1c.demand_avg_mshr_miss_latency::cpu2 39052.842060 # average overall mshr miss latency -system.cpu2.l1c.demand_avg_mshr_miss_latency::total 39052.842060 # average overall mshr miss latency -system.cpu2.l1c.overall_avg_mshr_miss_latency::cpu2 39052.842060 # average overall mshr miss latency -system.cpu2.l1c.overall_avg_mshr_miss_latency::total 39052.842060 # average overall mshr miss latency +system.cpu2.l1c.writebacks::writebacks 9616 # number of writebacks +system.cpu2.l1c.writebacks::total 9616 # number of writebacks +system.cpu2.l1c.ReadReq_mshr_misses::cpu2 36112 # number of ReadReq MSHR misses +system.cpu2.l1c.ReadReq_mshr_misses::total 36112 # number of ReadReq MSHR misses +system.cpu2.l1c.WriteReq_mshr_misses::cpu2 22938 # number of WriteReq MSHR misses +system.cpu2.l1c.WriteReq_mshr_misses::total 22938 # number of WriteReq MSHR misses +system.cpu2.l1c.demand_mshr_misses::cpu2 59050 # number of demand (read+write) MSHR misses +system.cpu2.l1c.demand_mshr_misses::total 59050 # number of demand (read+write) MSHR misses +system.cpu2.l1c.overall_mshr_misses::cpu2 59050 # number of overall MSHR misses +system.cpu2.l1c.overall_mshr_misses::total 59050 # number of overall MSHR misses +system.cpu2.l1c.ReadReq_mshr_miss_latency::cpu2 870903925 # number of ReadReq MSHR miss cycles +system.cpu2.l1c.ReadReq_mshr_miss_latency::total 870903925 # number of ReadReq MSHR miss cycles +system.cpu2.l1c.WriteReq_mshr_miss_latency::cpu2 802151745 # number of WriteReq MSHR miss cycles +system.cpu2.l1c.WriteReq_mshr_miss_latency::total 802151745 # number of WriteReq MSHR miss cycles +system.cpu2.l1c.demand_mshr_miss_latency::cpu2 1673055670 # number of demand (read+write) MSHR miss cycles +system.cpu2.l1c.demand_mshr_miss_latency::total 1673055670 # number of demand (read+write) MSHR miss cycles +system.cpu2.l1c.overall_mshr_miss_latency::cpu2 1673055670 # number of overall MSHR miss cycles +system.cpu2.l1c.overall_mshr_miss_latency::total 1673055670 # number of overall MSHR miss cycles +system.cpu2.l1c.ReadReq_mshr_uncacheable_latency::cpu2 702585995 # number of ReadReq MSHR uncacheable cycles +system.cpu2.l1c.ReadReq_mshr_uncacheable_latency::total 702585995 # number of ReadReq MSHR uncacheable cycles +system.cpu2.l1c.WriteReq_mshr_uncacheable_latency::cpu2 1602698265 # number of WriteReq MSHR uncacheable cycles +system.cpu2.l1c.WriteReq_mshr_uncacheable_latency::total 1602698265 # number of WriteReq MSHR uncacheable cycles +system.cpu2.l1c.overall_mshr_uncacheable_latency::cpu2 2305284260 # number of overall MSHR uncacheable cycles +system.cpu2.l1c.overall_mshr_uncacheable_latency::total 2305284260 # number of overall MSHR uncacheable cycles +system.cpu2.l1c.ReadReq_mshr_miss_rate::cpu2 0.804581 # mshr miss rate for ReadReq accesses +system.cpu2.l1c.ReadReq_mshr_miss_rate::total 0.804581 # mshr miss rate for ReadReq accesses +system.cpu2.l1c.WriteReq_mshr_miss_rate::cpu2 0.954199 # mshr miss rate for WriteReq accesses +system.cpu2.l1c.WriteReq_mshr_miss_rate::total 0.954199 # mshr miss rate for WriteReq accesses +system.cpu2.l1c.demand_mshr_miss_rate::cpu2 0.856766 # mshr miss rate for demand accesses +system.cpu2.l1c.demand_mshr_miss_rate::total 0.856766 # mshr miss rate for demand accesses +system.cpu2.l1c.overall_mshr_miss_rate::cpu2 0.856766 # mshr miss rate for overall accesses +system.cpu2.l1c.overall_mshr_miss_rate::total 0.856766 # mshr miss rate for overall accesses +system.cpu2.l1c.ReadReq_avg_mshr_miss_latency::cpu2 24116.745819 # average ReadReq mshr miss latency +system.cpu2.l1c.ReadReq_avg_mshr_miss_latency::total 24116.745819 # average ReadReq mshr miss latency +system.cpu2.l1c.WriteReq_avg_mshr_miss_latency::cpu2 34970.430944 # average WriteReq mshr miss latency +system.cpu2.l1c.WriteReq_avg_mshr_miss_latency::total 34970.430944 # average WriteReq mshr miss latency +system.cpu2.l1c.demand_avg_mshr_miss_latency::cpu2 28332.864860 # average overall mshr miss latency +system.cpu2.l1c.demand_avg_mshr_miss_latency::total 28332.864860 # average overall mshr miss latency +system.cpu2.l1c.overall_avg_mshr_miss_latency::cpu2 28332.864860 # average overall mshr miss latency +system.cpu2.l1c.overall_avg_mshr_miss_latency::total 28332.864860 # average overall mshr miss latency system.cpu2.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu2 inf # average ReadReq mshr uncacheable latency system.cpu2.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu2.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu2 inf # average WriteReq mshr uncacheable latency @@ -1001,114 +1075,114 @@ system.cpu2.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu2.l1c.overall_avg_mshr_uncacheable_latency::cpu2 inf # average overall mshr uncacheable latency system.cpu2.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu2.l1c.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu3.num_reads 98442 # number of read accesses completed -system.cpu3.num_writes 53057 # number of write accesses completed +system.cpu3.num_reads 98539 # number of read accesses completed +system.cpu3.num_writes 53510 # number of write accesses completed system.cpu3.num_copies 0 # number of copy accesses completed -system.cpu3.l1c.replacements 21593 # number of replacements -system.cpu3.l1c.tagsinuse 392.026155 # Cycle average of tags in use -system.cpu3.l1c.total_refs 13022 # Total number of references to valid blocks. -system.cpu3.l1c.sampled_refs 21995 # Sample count of references to valid blocks. -system.cpu3.l1c.avg_refs 0.592044 # Average number of references to valid blocks. +system.cpu3.l1c.replacements 21926 # number of replacements +system.cpu3.l1c.tagsinuse 394.806744 # Cycle average of tags in use +system.cpu3.l1c.total_refs 12847 # Total number of references to valid blocks. +system.cpu3.l1c.sampled_refs 22328 # Sample count of references to valid blocks. +system.cpu3.l1c.avg_refs 0.575376 # Average number of references to valid blocks. system.cpu3.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu3.l1c.occ_blocks::cpu3 392.026155 # Average occupied blocks per requestor -system.cpu3.l1c.occ_percent::cpu3 0.765676 # Average percentage of cache occupancy -system.cpu3.l1c.occ_percent::total 0.765676 # Average percentage of cache occupancy -system.cpu3.l1c.ReadReq_hits::cpu3 8553 # number of ReadReq hits -system.cpu3.l1c.ReadReq_hits::total 8553 # number of ReadReq hits -system.cpu3.l1c.WriteReq_hits::cpu3 1036 # number of WriteReq hits -system.cpu3.l1c.WriteReq_hits::total 1036 # number of WriteReq hits -system.cpu3.l1c.demand_hits::cpu3 9589 # number of demand (read+write) hits -system.cpu3.l1c.demand_hits::total 9589 # number of demand (read+write) hits -system.cpu3.l1c.overall_hits::cpu3 9589 # number of overall hits -system.cpu3.l1c.overall_hits::total 9589 # number of overall hits -system.cpu3.l1c.ReadReq_misses::cpu3 35616 # number of ReadReq misses -system.cpu3.l1c.ReadReq_misses::total 35616 # number of ReadReq misses -system.cpu3.l1c.WriteReq_misses::cpu3 22828 # number of WriteReq misses -system.cpu3.l1c.WriteReq_misses::total 22828 # number of WriteReq misses -system.cpu3.l1c.demand_misses::cpu3 58444 # number of demand (read+write) misses -system.cpu3.l1c.demand_misses::total 58444 # number of demand (read+write) misses -system.cpu3.l1c.overall_misses::cpu3 58444 # number of overall misses -system.cpu3.l1c.overall_misses::total 58444 # number of overall misses -system.cpu3.l1c.ReadReq_miss_latency::cpu3 1343250290 # number of ReadReq miss cycles -system.cpu3.l1c.ReadReq_miss_latency::total 1343250290 # number of ReadReq miss cycles -system.cpu3.l1c.WriteReq_miss_latency::cpu3 1077342427 # number of WriteReq miss cycles -system.cpu3.l1c.WriteReq_miss_latency::total 1077342427 # number of WriteReq miss cycles -system.cpu3.l1c.demand_miss_latency::cpu3 2420592717 # number of demand (read+write) miss cycles -system.cpu3.l1c.demand_miss_latency::total 2420592717 # number of demand (read+write) miss cycles -system.cpu3.l1c.overall_miss_latency::cpu3 2420592717 # number of overall miss cycles -system.cpu3.l1c.overall_miss_latency::total 2420592717 # number of overall miss cycles -system.cpu3.l1c.ReadReq_accesses::cpu3 44169 # number of ReadReq accesses(hits+misses) -system.cpu3.l1c.ReadReq_accesses::total 44169 # number of ReadReq accesses(hits+misses) -system.cpu3.l1c.WriteReq_accesses::cpu3 23864 # number of WriteReq accesses(hits+misses) -system.cpu3.l1c.WriteReq_accesses::total 23864 # number of WriteReq accesses(hits+misses) -system.cpu3.l1c.demand_accesses::cpu3 68033 # number of demand (read+write) accesses -system.cpu3.l1c.demand_accesses::total 68033 # number of demand (read+write) accesses -system.cpu3.l1c.overall_accesses::cpu3 68033 # number of overall (read+write) accesses -system.cpu3.l1c.overall_accesses::total 68033 # number of overall (read+write) accesses -system.cpu3.l1c.ReadReq_miss_rate::cpu3 0.806357 # miss rate for ReadReq accesses -system.cpu3.l1c.ReadReq_miss_rate::total 0.806357 # miss rate for ReadReq accesses -system.cpu3.l1c.WriteReq_miss_rate::cpu3 0.956587 # miss rate for WriteReq accesses -system.cpu3.l1c.WriteReq_miss_rate::total 0.956587 # miss rate for WriteReq accesses -system.cpu3.l1c.demand_miss_rate::cpu3 0.859054 # miss rate for demand accesses -system.cpu3.l1c.demand_miss_rate::total 0.859054 # miss rate for demand accesses -system.cpu3.l1c.overall_miss_rate::cpu3 0.859054 # miss rate for overall accesses -system.cpu3.l1c.overall_miss_rate::total 0.859054 # miss rate for overall accesses -system.cpu3.l1c.ReadReq_avg_miss_latency::cpu3 37714.799248 # average ReadReq miss latency -system.cpu3.l1c.ReadReq_avg_miss_latency::total 37714.799248 # average ReadReq miss latency -system.cpu3.l1c.WriteReq_avg_miss_latency::cpu3 47193.903408 # average WriteReq miss latency -system.cpu3.l1c.WriteReq_avg_miss_latency::total 47193.903408 # average WriteReq miss latency -system.cpu3.l1c.demand_avg_miss_latency::cpu3 41417.300613 # average overall miss latency -system.cpu3.l1c.demand_avg_miss_latency::total 41417.300613 # average overall miss latency -system.cpu3.l1c.overall_avg_miss_latency::cpu3 41417.300613 # average overall miss latency -system.cpu3.l1c.overall_avg_miss_latency::total 41417.300613 # average overall miss latency -system.cpu3.l1c.blocked_cycles::no_mshrs 1437847 # number of cycles access was blocked +system.cpu3.l1c.occ_blocks::cpu3 394.806744 # Average occupied blocks per requestor +system.cpu3.l1c.occ_percent::cpu3 0.771107 # Average percentage of cache occupancy +system.cpu3.l1c.occ_percent::total 0.771107 # Average percentage of cache occupancy +system.cpu3.l1c.ReadReq_hits::cpu3 8426 # number of ReadReq hits +system.cpu3.l1c.ReadReq_hits::total 8426 # number of ReadReq hits +system.cpu3.l1c.WriteReq_hits::cpu3 1071 # number of WriteReq hits +system.cpu3.l1c.WriteReq_hits::total 1071 # number of WriteReq hits +system.cpu3.l1c.demand_hits::cpu3 9497 # number of demand (read+write) hits +system.cpu3.l1c.demand_hits::total 9497 # number of demand (read+write) hits +system.cpu3.l1c.overall_hits::cpu3 9497 # number of overall hits +system.cpu3.l1c.overall_hits::total 9497 # number of overall hits +system.cpu3.l1c.ReadReq_misses::cpu3 35942 # number of ReadReq misses +system.cpu3.l1c.ReadReq_misses::total 35942 # number of ReadReq misses +system.cpu3.l1c.WriteReq_misses::cpu3 22767 # number of WriteReq misses +system.cpu3.l1c.WriteReq_misses::total 22767 # number of WriteReq misses +system.cpu3.l1c.demand_misses::cpu3 58709 # number of demand (read+write) misses +system.cpu3.l1c.demand_misses::total 58709 # number of demand (read+write) misses +system.cpu3.l1c.overall_misses::cpu3 58709 # number of overall misses +system.cpu3.l1c.overall_misses::total 58709 # number of overall misses +system.cpu3.l1c.ReadReq_miss_latency::cpu3 940164359 # number of ReadReq miss cycles +system.cpu3.l1c.ReadReq_miss_latency::total 940164359 # number of ReadReq miss cycles +system.cpu3.l1c.WriteReq_miss_latency::cpu3 841530610 # number of WriteReq miss cycles +system.cpu3.l1c.WriteReq_miss_latency::total 841530610 # number of WriteReq miss cycles +system.cpu3.l1c.demand_miss_latency::cpu3 1781694969 # number of demand (read+write) miss cycles +system.cpu3.l1c.demand_miss_latency::total 1781694969 # number of demand (read+write) miss cycles +system.cpu3.l1c.overall_miss_latency::cpu3 1781694969 # number of overall miss cycles +system.cpu3.l1c.overall_miss_latency::total 1781694969 # number of overall miss cycles +system.cpu3.l1c.ReadReq_accesses::cpu3 44368 # number of ReadReq accesses(hits+misses) +system.cpu3.l1c.ReadReq_accesses::total 44368 # number of ReadReq accesses(hits+misses) +system.cpu3.l1c.WriteReq_accesses::cpu3 23838 # number of WriteReq accesses(hits+misses) +system.cpu3.l1c.WriteReq_accesses::total 23838 # number of WriteReq accesses(hits+misses) +system.cpu3.l1c.demand_accesses::cpu3 68206 # number of demand (read+write) accesses +system.cpu3.l1c.demand_accesses::total 68206 # number of demand (read+write) accesses +system.cpu3.l1c.overall_accesses::cpu3 68206 # number of overall (read+write) accesses +system.cpu3.l1c.overall_accesses::total 68206 # number of overall (read+write) accesses +system.cpu3.l1c.ReadReq_miss_rate::cpu3 0.810088 # miss rate for ReadReq accesses +system.cpu3.l1c.ReadReq_miss_rate::total 0.810088 # miss rate for ReadReq accesses +system.cpu3.l1c.WriteReq_miss_rate::cpu3 0.955072 # miss rate for WriteReq accesses +system.cpu3.l1c.WriteReq_miss_rate::total 0.955072 # miss rate for WriteReq accesses +system.cpu3.l1c.demand_miss_rate::cpu3 0.860760 # miss rate for demand accesses +system.cpu3.l1c.demand_miss_rate::total 0.860760 # miss rate for demand accesses +system.cpu3.l1c.overall_miss_rate::cpu3 0.860760 # miss rate for overall accesses +system.cpu3.l1c.overall_miss_rate::total 0.860760 # miss rate for overall accesses +system.cpu3.l1c.ReadReq_avg_miss_latency::cpu3 26157.819793 # average ReadReq miss latency +system.cpu3.l1c.ReadReq_avg_miss_latency::total 26157.819793 # average ReadReq miss latency +system.cpu3.l1c.WriteReq_avg_miss_latency::cpu3 36962.735978 # average WriteReq miss latency +system.cpu3.l1c.WriteReq_avg_miss_latency::total 36962.735978 # average WriteReq miss latency +system.cpu3.l1c.demand_avg_miss_latency::cpu3 30347.901838 # average overall miss latency +system.cpu3.l1c.demand_avg_miss_latency::total 30347.901838 # average overall miss latency +system.cpu3.l1c.overall_avg_miss_latency::cpu3 30347.901838 # average overall miss latency +system.cpu3.l1c.overall_avg_miss_latency::total 30347.901838 # average overall miss latency +system.cpu3.l1c.blocked_cycles::no_mshrs 1011201 # number of cycles access was blocked system.cpu3.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu3.l1c.blocked::no_mshrs 66560 # number of cycles access was blocked +system.cpu3.l1c.blocked::no_mshrs 61773 # number of cycles access was blocked system.cpu3.l1c.blocked::no_targets 0 # number of cycles access was blocked -system.cpu3.l1c.avg_blocked_cycles::no_mshrs 21.602269 # average number of cycles each access was blocked +system.cpu3.l1c.avg_blocked_cycles::no_mshrs 16.369628 # average number of cycles each access was blocked system.cpu3.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu3.l1c.fast_writes 0 # number of fast writes performed system.cpu3.l1c.cache_copies 0 # number of cache copies performed -system.cpu3.l1c.writebacks::writebacks 9543 # number of writebacks -system.cpu3.l1c.writebacks::total 9543 # number of writebacks -system.cpu3.l1c.ReadReq_mshr_misses::cpu3 35616 # number of ReadReq MSHR misses -system.cpu3.l1c.ReadReq_mshr_misses::total 35616 # number of ReadReq MSHR misses -system.cpu3.l1c.WriteReq_mshr_misses::cpu3 22828 # number of WriteReq MSHR misses -system.cpu3.l1c.WriteReq_mshr_misses::total 22828 # number of WriteReq MSHR misses -system.cpu3.l1c.demand_mshr_misses::cpu3 58444 # number of demand (read+write) MSHR misses -system.cpu3.l1c.demand_mshr_misses::total 58444 # number of demand (read+write) MSHR misses -system.cpu3.l1c.overall_mshr_misses::cpu3 58444 # number of overall MSHR misses -system.cpu3.l1c.overall_mshr_misses::total 58444 # number of overall MSHR misses -system.cpu3.l1c.ReadReq_mshr_miss_latency::cpu3 1272022290 # number of ReadReq MSHR miss cycles -system.cpu3.l1c.ReadReq_mshr_miss_latency::total 1272022290 # number of ReadReq MSHR miss cycles -system.cpu3.l1c.WriteReq_mshr_miss_latency::cpu3 1031688427 # number of WriteReq MSHR miss cycles -system.cpu3.l1c.WriteReq_mshr_miss_latency::total 1031688427 # number of WriteReq MSHR miss cycles -system.cpu3.l1c.demand_mshr_miss_latency::cpu3 2303710717 # number of demand (read+write) MSHR miss cycles -system.cpu3.l1c.demand_mshr_miss_latency::total 2303710717 # number of demand (read+write) MSHR miss cycles -system.cpu3.l1c.overall_mshr_miss_latency::cpu3 2303710717 # number of overall MSHR miss cycles -system.cpu3.l1c.overall_mshr_miss_latency::total 2303710717 # number of overall MSHR miss cycles -system.cpu3.l1c.ReadReq_mshr_uncacheable_latency::cpu3 723405993 # number of ReadReq MSHR uncacheable cycles -system.cpu3.l1c.ReadReq_mshr_uncacheable_latency::total 723405993 # number of ReadReq MSHR uncacheable cycles -system.cpu3.l1c.WriteReq_mshr_uncacheable_latency::cpu3 425307050 # number of WriteReq MSHR uncacheable cycles -system.cpu3.l1c.WriteReq_mshr_uncacheable_latency::total 425307050 # number of WriteReq MSHR uncacheable cycles -system.cpu3.l1c.overall_mshr_uncacheable_latency::cpu3 1148713043 # number of overall MSHR uncacheable cycles -system.cpu3.l1c.overall_mshr_uncacheable_latency::total 1148713043 # number of overall MSHR uncacheable cycles -system.cpu3.l1c.ReadReq_mshr_miss_rate::cpu3 0.806357 # mshr miss rate for ReadReq accesses -system.cpu3.l1c.ReadReq_mshr_miss_rate::total 0.806357 # mshr miss rate for ReadReq accesses -system.cpu3.l1c.WriteReq_mshr_miss_rate::cpu3 0.956587 # mshr miss rate for WriteReq accesses -system.cpu3.l1c.WriteReq_mshr_miss_rate::total 0.956587 # mshr miss rate for WriteReq accesses -system.cpu3.l1c.demand_mshr_miss_rate::cpu3 0.859054 # mshr miss rate for demand accesses -system.cpu3.l1c.demand_mshr_miss_rate::total 0.859054 # mshr miss rate for demand accesses -system.cpu3.l1c.overall_mshr_miss_rate::cpu3 0.859054 # mshr miss rate for overall accesses -system.cpu3.l1c.overall_mshr_miss_rate::total 0.859054 # mshr miss rate for overall accesses -system.cpu3.l1c.ReadReq_avg_mshr_miss_latency::cpu3 35714.911557 # average ReadReq mshr miss latency -system.cpu3.l1c.ReadReq_avg_mshr_miss_latency::total 35714.911557 # average ReadReq mshr miss latency -system.cpu3.l1c.WriteReq_avg_mshr_miss_latency::cpu3 45193.991020 # average WriteReq mshr miss latency -system.cpu3.l1c.WriteReq_avg_mshr_miss_latency::total 45193.991020 # average WriteReq mshr miss latency -system.cpu3.l1c.demand_avg_mshr_miss_latency::cpu3 39417.403275 # average overall mshr miss latency -system.cpu3.l1c.demand_avg_mshr_miss_latency::total 39417.403275 # average overall mshr miss latency -system.cpu3.l1c.overall_avg_mshr_miss_latency::cpu3 39417.403275 # average overall mshr miss latency -system.cpu3.l1c.overall_avg_mshr_miss_latency::total 39417.403275 # average overall mshr miss latency +system.cpu3.l1c.writebacks::writebacks 9447 # number of writebacks +system.cpu3.l1c.writebacks::total 9447 # number of writebacks +system.cpu3.l1c.ReadReq_mshr_misses::cpu3 35942 # number of ReadReq MSHR misses +system.cpu3.l1c.ReadReq_mshr_misses::total 35942 # number of ReadReq MSHR misses +system.cpu3.l1c.WriteReq_mshr_misses::cpu3 22767 # number of WriteReq MSHR misses +system.cpu3.l1c.WriteReq_mshr_misses::total 22767 # number of WriteReq MSHR misses +system.cpu3.l1c.demand_mshr_misses::cpu3 58709 # number of demand (read+write) MSHR misses +system.cpu3.l1c.demand_mshr_misses::total 58709 # number of demand (read+write) MSHR misses +system.cpu3.l1c.overall_mshr_misses::cpu3 58709 # number of overall MSHR misses +system.cpu3.l1c.overall_mshr_misses::total 58709 # number of overall MSHR misses +system.cpu3.l1c.ReadReq_mshr_miss_latency::cpu3 865819865 # number of ReadReq MSHR miss cycles +system.cpu3.l1c.ReadReq_mshr_miss_latency::total 865819865 # number of ReadReq MSHR miss cycles +system.cpu3.l1c.WriteReq_mshr_miss_latency::cpu3 794633661 # number of WriteReq MSHR miss cycles +system.cpu3.l1c.WriteReq_mshr_miss_latency::total 794633661 # number of WriteReq MSHR miss cycles +system.cpu3.l1c.demand_mshr_miss_latency::cpu3 1660453526 # number of demand (read+write) MSHR miss cycles +system.cpu3.l1c.demand_mshr_miss_latency::total 1660453526 # number of demand (read+write) MSHR miss cycles +system.cpu3.l1c.overall_mshr_miss_latency::cpu3 1660453526 # number of overall MSHR miss cycles +system.cpu3.l1c.overall_mshr_miss_latency::total 1660453526 # number of overall MSHR miss cycles +system.cpu3.l1c.ReadReq_mshr_uncacheable_latency::cpu3 705869404 # number of ReadReq MSHR uncacheable cycles +system.cpu3.l1c.ReadReq_mshr_uncacheable_latency::total 705869404 # number of ReadReq MSHR uncacheable cycles +system.cpu3.l1c.WriteReq_mshr_uncacheable_latency::cpu3 1670668640 # number of WriteReq MSHR uncacheable cycles +system.cpu3.l1c.WriteReq_mshr_uncacheable_latency::total 1670668640 # number of WriteReq MSHR uncacheable cycles +system.cpu3.l1c.overall_mshr_uncacheable_latency::cpu3 2376538044 # number of overall MSHR uncacheable cycles +system.cpu3.l1c.overall_mshr_uncacheable_latency::total 2376538044 # number of overall MSHR uncacheable cycles +system.cpu3.l1c.ReadReq_mshr_miss_rate::cpu3 0.810088 # mshr miss rate for ReadReq accesses +system.cpu3.l1c.ReadReq_mshr_miss_rate::total 0.810088 # mshr miss rate for ReadReq accesses +system.cpu3.l1c.WriteReq_mshr_miss_rate::cpu3 0.955072 # mshr miss rate for WriteReq accesses +system.cpu3.l1c.WriteReq_mshr_miss_rate::total 0.955072 # mshr miss rate for WriteReq accesses +system.cpu3.l1c.demand_mshr_miss_rate::cpu3 0.860760 # mshr miss rate for demand accesses +system.cpu3.l1c.demand_mshr_miss_rate::total 0.860760 # mshr miss rate for demand accesses +system.cpu3.l1c.overall_mshr_miss_rate::cpu3 0.860760 # mshr miss rate for overall accesses +system.cpu3.l1c.overall_mshr_miss_rate::total 0.860760 # mshr miss rate for overall accesses +system.cpu3.l1c.ReadReq_avg_mshr_miss_latency::cpu3 24089.362445 # average ReadReq mshr miss latency +system.cpu3.l1c.ReadReq_avg_mshr_miss_latency::total 24089.362445 # average ReadReq mshr miss latency +system.cpu3.l1c.WriteReq_avg_mshr_miss_latency::cpu3 34902.870866 # average WriteReq mshr miss latency +system.cpu3.l1c.WriteReq_avg_mshr_miss_latency::total 34902.870866 # average WriteReq mshr miss latency +system.cpu3.l1c.demand_avg_mshr_miss_latency::cpu3 28282.776508 # average overall mshr miss latency +system.cpu3.l1c.demand_avg_mshr_miss_latency::total 28282.776508 # average overall mshr miss latency +system.cpu3.l1c.overall_avg_mshr_miss_latency::cpu3 28282.776508 # average overall mshr miss latency +system.cpu3.l1c.overall_avg_mshr_miss_latency::total 28282.776508 # average overall mshr miss latency system.cpu3.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu3 inf # average ReadReq mshr uncacheable latency system.cpu3.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu3.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu3 inf # average WriteReq mshr uncacheable latency @@ -1116,114 +1190,114 @@ system.cpu3.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu3.l1c.overall_avg_mshr_uncacheable_latency::cpu3 inf # average overall mshr uncacheable latency system.cpu3.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu3.l1c.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu4.num_reads 99668 # number of read accesses completed -system.cpu4.num_writes 53668 # number of write accesses completed +system.cpu4.num_reads 98567 # number of read accesses completed +system.cpu4.num_writes 53142 # number of write accesses completed system.cpu4.num_copies 0 # number of copy accesses completed -system.cpu4.l1c.replacements 22398 # number of replacements -system.cpu4.l1c.tagsinuse 394.185618 # Cycle average of tags in use -system.cpu4.l1c.total_refs 13312 # Total number of references to valid blocks. -system.cpu4.l1c.sampled_refs 22817 # Sample count of references to valid blocks. -system.cpu4.l1c.avg_refs 0.583425 # Average number of references to valid blocks. +system.cpu4.l1c.replacements 21884 # number of replacements +system.cpu4.l1c.tagsinuse 394.848687 # Cycle average of tags in use +system.cpu4.l1c.total_refs 13028 # Total number of references to valid blocks. +system.cpu4.l1c.sampled_refs 22289 # Sample count of references to valid blocks. +system.cpu4.l1c.avg_refs 0.584504 # Average number of references to valid blocks. system.cpu4.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu4.l1c.occ_blocks::cpu4 394.185618 # Average occupied blocks per requestor -system.cpu4.l1c.occ_percent::cpu4 0.769894 # Average percentage of cache occupancy -system.cpu4.l1c.occ_percent::total 0.769894 # Average percentage of cache occupancy -system.cpu4.l1c.ReadReq_hits::cpu4 8742 # number of ReadReq hits -system.cpu4.l1c.ReadReq_hits::total 8742 # number of ReadReq hits -system.cpu4.l1c.WriteReq_hits::cpu4 1059 # number of WriteReq hits -system.cpu4.l1c.WriteReq_hits::total 1059 # number of WriteReq hits -system.cpu4.l1c.demand_hits::cpu4 9801 # number of demand (read+write) hits -system.cpu4.l1c.demand_hits::total 9801 # number of demand (read+write) hits -system.cpu4.l1c.overall_hits::cpu4 9801 # number of overall hits -system.cpu4.l1c.overall_hits::total 9801 # number of overall hits -system.cpu4.l1c.ReadReq_misses::cpu4 36283 # number of ReadReq misses -system.cpu4.l1c.ReadReq_misses::total 36283 # number of ReadReq misses -system.cpu4.l1c.WriteReq_misses::cpu4 23024 # number of WriteReq misses -system.cpu4.l1c.WriteReq_misses::total 23024 # number of WriteReq misses -system.cpu4.l1c.demand_misses::cpu4 59307 # number of demand (read+write) misses -system.cpu4.l1c.demand_misses::total 59307 # number of demand (read+write) misses -system.cpu4.l1c.overall_misses::cpu4 59307 # number of overall misses -system.cpu4.l1c.overall_misses::total 59307 # number of overall misses -system.cpu4.l1c.ReadReq_miss_latency::cpu4 1350032249 # number of ReadReq miss cycles -system.cpu4.l1c.ReadReq_miss_latency::total 1350032249 # number of ReadReq miss cycles -system.cpu4.l1c.WriteReq_miss_latency::cpu4 1082307804 # number of WriteReq miss cycles -system.cpu4.l1c.WriteReq_miss_latency::total 1082307804 # number of WriteReq miss cycles -system.cpu4.l1c.demand_miss_latency::cpu4 2432340053 # number of demand (read+write) miss cycles -system.cpu4.l1c.demand_miss_latency::total 2432340053 # number of demand (read+write) miss cycles -system.cpu4.l1c.overall_miss_latency::cpu4 2432340053 # number of overall miss cycles -system.cpu4.l1c.overall_miss_latency::total 2432340053 # number of overall miss cycles -system.cpu4.l1c.ReadReq_accesses::cpu4 45025 # number of ReadReq accesses(hits+misses) -system.cpu4.l1c.ReadReq_accesses::total 45025 # number of ReadReq accesses(hits+misses) -system.cpu4.l1c.WriteReq_accesses::cpu4 24083 # number of WriteReq accesses(hits+misses) -system.cpu4.l1c.WriteReq_accesses::total 24083 # number of WriteReq accesses(hits+misses) -system.cpu4.l1c.demand_accesses::cpu4 69108 # number of demand (read+write) accesses -system.cpu4.l1c.demand_accesses::total 69108 # number of demand (read+write) accesses -system.cpu4.l1c.overall_accesses::cpu4 69108 # number of overall (read+write) accesses -system.cpu4.l1c.overall_accesses::total 69108 # number of overall (read+write) accesses -system.cpu4.l1c.ReadReq_miss_rate::cpu4 0.805841 # miss rate for ReadReq accesses -system.cpu4.l1c.ReadReq_miss_rate::total 0.805841 # miss rate for ReadReq accesses -system.cpu4.l1c.WriteReq_miss_rate::cpu4 0.956027 # miss rate for WriteReq accesses -system.cpu4.l1c.WriteReq_miss_rate::total 0.956027 # miss rate for WriteReq accesses -system.cpu4.l1c.demand_miss_rate::cpu4 0.858179 # miss rate for demand accesses -system.cpu4.l1c.demand_miss_rate::total 0.858179 # miss rate for demand accesses -system.cpu4.l1c.overall_miss_rate::cpu4 0.858179 # miss rate for overall accesses -system.cpu4.l1c.overall_miss_rate::total 0.858179 # miss rate for overall accesses -system.cpu4.l1c.ReadReq_avg_miss_latency::cpu4 37208.396467 # average ReadReq miss latency -system.cpu4.l1c.ReadReq_avg_miss_latency::total 37208.396467 # average ReadReq miss latency -system.cpu4.l1c.WriteReq_avg_miss_latency::cpu4 47007.809416 # average WriteReq miss latency -system.cpu4.l1c.WriteReq_avg_miss_latency::total 47007.809416 # average WriteReq miss latency -system.cpu4.l1c.demand_avg_miss_latency::cpu4 41012.697540 # average overall miss latency -system.cpu4.l1c.demand_avg_miss_latency::total 41012.697540 # average overall miss latency -system.cpu4.l1c.overall_avg_miss_latency::cpu4 41012.697540 # average overall miss latency -system.cpu4.l1c.overall_avg_miss_latency::total 41012.697540 # average overall miss latency -system.cpu4.l1c.blocked_cycles::no_mshrs 1437185 # number of cycles access was blocked +system.cpu4.l1c.occ_blocks::cpu4 394.848687 # Average occupied blocks per requestor +system.cpu4.l1c.occ_percent::cpu4 0.771189 # Average percentage of cache occupancy +system.cpu4.l1c.occ_percent::total 0.771189 # Average percentage of cache occupancy +system.cpu4.l1c.ReadReq_hits::cpu4 8503 # number of ReadReq hits +system.cpu4.l1c.ReadReq_hits::total 8503 # number of ReadReq hits +system.cpu4.l1c.WriteReq_hits::cpu4 1105 # number of WriteReq hits +system.cpu4.l1c.WriteReq_hits::total 1105 # number of WriteReq hits +system.cpu4.l1c.demand_hits::cpu4 9608 # number of demand (read+write) hits +system.cpu4.l1c.demand_hits::total 9608 # number of demand (read+write) hits +system.cpu4.l1c.overall_hits::cpu4 9608 # number of overall hits +system.cpu4.l1c.overall_hits::total 9608 # number of overall hits +system.cpu4.l1c.ReadReq_misses::cpu4 35561 # number of ReadReq misses +system.cpu4.l1c.ReadReq_misses::total 35561 # number of ReadReq misses +system.cpu4.l1c.WriteReq_misses::cpu4 23022 # number of WriteReq misses +system.cpu4.l1c.WriteReq_misses::total 23022 # number of WriteReq misses +system.cpu4.l1c.demand_misses::cpu4 58583 # number of demand (read+write) misses +system.cpu4.l1c.demand_misses::total 58583 # number of demand (read+write) misses +system.cpu4.l1c.overall_misses::cpu4 58583 # number of overall misses +system.cpu4.l1c.overall_misses::total 58583 # number of overall misses +system.cpu4.l1c.ReadReq_miss_latency::cpu4 936314772 # number of ReadReq miss cycles +system.cpu4.l1c.ReadReq_miss_latency::total 936314772 # number of ReadReq miss cycles +system.cpu4.l1c.WriteReq_miss_latency::cpu4 859386922 # number of WriteReq miss cycles +system.cpu4.l1c.WriteReq_miss_latency::total 859386922 # number of WriteReq miss cycles +system.cpu4.l1c.demand_miss_latency::cpu4 1795701694 # number of demand (read+write) miss cycles +system.cpu4.l1c.demand_miss_latency::total 1795701694 # number of demand (read+write) miss cycles +system.cpu4.l1c.overall_miss_latency::cpu4 1795701694 # number of overall miss cycles +system.cpu4.l1c.overall_miss_latency::total 1795701694 # number of overall miss cycles +system.cpu4.l1c.ReadReq_accesses::cpu4 44064 # number of ReadReq accesses(hits+misses) +system.cpu4.l1c.ReadReq_accesses::total 44064 # number of ReadReq accesses(hits+misses) +system.cpu4.l1c.WriteReq_accesses::cpu4 24127 # number of WriteReq accesses(hits+misses) +system.cpu4.l1c.WriteReq_accesses::total 24127 # number of WriteReq accesses(hits+misses) +system.cpu4.l1c.demand_accesses::cpu4 68191 # number of demand (read+write) accesses +system.cpu4.l1c.demand_accesses::total 68191 # number of demand (read+write) accesses +system.cpu4.l1c.overall_accesses::cpu4 68191 # number of overall (read+write) accesses +system.cpu4.l1c.overall_accesses::total 68191 # number of overall (read+write) accesses +system.cpu4.l1c.ReadReq_miss_rate::cpu4 0.807031 # miss rate for ReadReq accesses +system.cpu4.l1c.ReadReq_miss_rate::total 0.807031 # miss rate for ReadReq accesses +system.cpu4.l1c.WriteReq_miss_rate::cpu4 0.954201 # miss rate for WriteReq accesses +system.cpu4.l1c.WriteReq_miss_rate::total 0.954201 # miss rate for WriteReq accesses +system.cpu4.l1c.demand_miss_rate::cpu4 0.859102 # miss rate for demand accesses +system.cpu4.l1c.demand_miss_rate::total 0.859102 # miss rate for demand accesses +system.cpu4.l1c.overall_miss_rate::cpu4 0.859102 # miss rate for overall accesses +system.cpu4.l1c.overall_miss_rate::total 0.859102 # miss rate for overall accesses +system.cpu4.l1c.ReadReq_avg_miss_latency::cpu4 26329.821209 # average ReadReq miss latency +system.cpu4.l1c.ReadReq_avg_miss_latency::total 26329.821209 # average ReadReq miss latency +system.cpu4.l1c.WriteReq_avg_miss_latency::cpu4 37328.942837 # average WriteReq miss latency +system.cpu4.l1c.WriteReq_avg_miss_latency::total 37328.942837 # average WriteReq miss latency +system.cpu4.l1c.demand_avg_miss_latency::cpu4 30652.265913 # average overall miss latency +system.cpu4.l1c.demand_avg_miss_latency::total 30652.265913 # average overall miss latency +system.cpu4.l1c.overall_avg_miss_latency::cpu4 30652.265913 # average overall miss latency +system.cpu4.l1c.overall_avg_miss_latency::total 30652.265913 # average overall miss latency +system.cpu4.l1c.blocked_cycles::no_mshrs 1016374 # number of cycles access was blocked system.cpu4.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu4.l1c.blocked::no_mshrs 67419 # number of cycles access was blocked +system.cpu4.l1c.blocked::no_mshrs 61728 # number of cycles access was blocked system.cpu4.l1c.blocked::no_targets 0 # number of cycles access was blocked -system.cpu4.l1c.avg_blocked_cycles::no_mshrs 21.317210 # average number of cycles each access was blocked +system.cpu4.l1c.avg_blocked_cycles::no_mshrs 16.465364 # average number of cycles each access was blocked system.cpu4.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu4.l1c.fast_writes 0 # number of fast writes performed system.cpu4.l1c.cache_copies 0 # number of cache copies performed -system.cpu4.l1c.writebacks::writebacks 9672 # number of writebacks -system.cpu4.l1c.writebacks::total 9672 # number of writebacks -system.cpu4.l1c.ReadReq_mshr_misses::cpu4 36283 # number of ReadReq MSHR misses -system.cpu4.l1c.ReadReq_mshr_misses::total 36283 # number of ReadReq MSHR misses -system.cpu4.l1c.WriteReq_mshr_misses::cpu4 23024 # number of WriteReq MSHR misses -system.cpu4.l1c.WriteReq_mshr_misses::total 23024 # number of WriteReq MSHR misses -system.cpu4.l1c.demand_mshr_misses::cpu4 59307 # number of demand (read+write) MSHR misses -system.cpu4.l1c.demand_mshr_misses::total 59307 # number of demand (read+write) MSHR misses -system.cpu4.l1c.overall_mshr_misses::cpu4 59307 # number of overall MSHR misses -system.cpu4.l1c.overall_mshr_misses::total 59307 # number of overall MSHR misses -system.cpu4.l1c.ReadReq_mshr_miss_latency::cpu4 1277470249 # number of ReadReq MSHR miss cycles -system.cpu4.l1c.ReadReq_mshr_miss_latency::total 1277470249 # number of ReadReq MSHR miss cycles -system.cpu4.l1c.WriteReq_mshr_miss_latency::cpu4 1036263804 # number of WriteReq MSHR miss cycles -system.cpu4.l1c.WriteReq_mshr_miss_latency::total 1036263804 # number of WriteReq MSHR miss cycles -system.cpu4.l1c.demand_mshr_miss_latency::cpu4 2313734053 # number of demand (read+write) MSHR miss cycles -system.cpu4.l1c.demand_mshr_miss_latency::total 2313734053 # number of demand (read+write) MSHR miss cycles -system.cpu4.l1c.overall_mshr_miss_latency::cpu4 2313734053 # number of overall MSHR miss cycles -system.cpu4.l1c.overall_mshr_miss_latency::total 2313734053 # number of overall MSHR miss cycles -system.cpu4.l1c.ReadReq_mshr_uncacheable_latency::cpu4 713854071 # number of ReadReq MSHR uncacheable cycles -system.cpu4.l1c.ReadReq_mshr_uncacheable_latency::total 713854071 # number of ReadReq MSHR uncacheable cycles -system.cpu4.l1c.WriteReq_mshr_uncacheable_latency::cpu4 422821531 # number of WriteReq MSHR uncacheable cycles -system.cpu4.l1c.WriteReq_mshr_uncacheable_latency::total 422821531 # number of WriteReq MSHR uncacheable cycles -system.cpu4.l1c.overall_mshr_uncacheable_latency::cpu4 1136675602 # number of overall MSHR uncacheable cycles -system.cpu4.l1c.overall_mshr_uncacheable_latency::total 1136675602 # number of overall MSHR uncacheable cycles -system.cpu4.l1c.ReadReq_mshr_miss_rate::cpu4 0.805841 # mshr miss rate for ReadReq accesses -system.cpu4.l1c.ReadReq_mshr_miss_rate::total 0.805841 # mshr miss rate for ReadReq accesses -system.cpu4.l1c.WriteReq_mshr_miss_rate::cpu4 0.956027 # mshr miss rate for WriteReq accesses -system.cpu4.l1c.WriteReq_mshr_miss_rate::total 0.956027 # mshr miss rate for WriteReq accesses -system.cpu4.l1c.demand_mshr_miss_rate::cpu4 0.858179 # mshr miss rate for demand accesses -system.cpu4.l1c.demand_mshr_miss_rate::total 0.858179 # mshr miss rate for demand accesses -system.cpu4.l1c.overall_mshr_miss_rate::cpu4 0.858179 # mshr miss rate for overall accesses -system.cpu4.l1c.overall_mshr_miss_rate::total 0.858179 # mshr miss rate for overall accesses -system.cpu4.l1c.ReadReq_avg_mshr_miss_latency::cpu4 35208.506711 # average ReadReq mshr miss latency -system.cpu4.l1c.ReadReq_avg_mshr_miss_latency::total 35208.506711 # average ReadReq mshr miss latency -system.cpu4.l1c.WriteReq_avg_mshr_miss_latency::cpu4 45007.983148 # average WriteReq mshr miss latency -system.cpu4.l1c.WriteReq_avg_mshr_miss_latency::total 45007.983148 # average WriteReq mshr miss latency -system.cpu4.l1c.demand_avg_mshr_miss_latency::cpu4 39012.832431 # average overall mshr miss latency -system.cpu4.l1c.demand_avg_mshr_miss_latency::total 39012.832431 # average overall mshr miss latency -system.cpu4.l1c.overall_avg_mshr_miss_latency::cpu4 39012.832431 # average overall mshr miss latency -system.cpu4.l1c.overall_avg_mshr_miss_latency::total 39012.832431 # average overall mshr miss latency +system.cpu4.l1c.writebacks::writebacks 9520 # number of writebacks +system.cpu4.l1c.writebacks::total 9520 # number of writebacks +system.cpu4.l1c.ReadReq_mshr_misses::cpu4 35561 # number of ReadReq MSHR misses +system.cpu4.l1c.ReadReq_mshr_misses::total 35561 # number of ReadReq MSHR misses +system.cpu4.l1c.WriteReq_mshr_misses::cpu4 23022 # number of WriteReq MSHR misses +system.cpu4.l1c.WriteReq_mshr_misses::total 23022 # number of WriteReq MSHR misses +system.cpu4.l1c.demand_mshr_misses::cpu4 58583 # number of demand (read+write) MSHR misses +system.cpu4.l1c.demand_mshr_misses::total 58583 # number of demand (read+write) MSHR misses +system.cpu4.l1c.overall_mshr_misses::cpu4 58583 # number of overall MSHR misses +system.cpu4.l1c.overall_mshr_misses::total 58583 # number of overall MSHR misses +system.cpu4.l1c.ReadReq_mshr_miss_latency::cpu4 862769237 # number of ReadReq MSHR miss cycles +system.cpu4.l1c.ReadReq_mshr_miss_latency::total 862769237 # number of ReadReq MSHR miss cycles +system.cpu4.l1c.WriteReq_mshr_miss_latency::cpu4 812030378 # number of WriteReq MSHR miss cycles +system.cpu4.l1c.WriteReq_mshr_miss_latency::total 812030378 # number of WriteReq MSHR miss cycles +system.cpu4.l1c.demand_mshr_miss_latency::cpu4 1674799615 # number of demand (read+write) MSHR miss cycles +system.cpu4.l1c.demand_mshr_miss_latency::total 1674799615 # number of demand (read+write) MSHR miss cycles +system.cpu4.l1c.overall_mshr_miss_latency::cpu4 1674799615 # number of overall MSHR miss cycles +system.cpu4.l1c.overall_mshr_miss_latency::total 1674799615 # number of overall MSHR miss cycles +system.cpu4.l1c.ReadReq_mshr_uncacheable_latency::cpu4 700729623 # number of ReadReq MSHR uncacheable cycles +system.cpu4.l1c.ReadReq_mshr_uncacheable_latency::total 700729623 # number of ReadReq MSHR uncacheable cycles +system.cpu4.l1c.WriteReq_mshr_uncacheable_latency::cpu4 1644067080 # number of WriteReq MSHR uncacheable cycles +system.cpu4.l1c.WriteReq_mshr_uncacheable_latency::total 1644067080 # number of WriteReq MSHR uncacheable cycles +system.cpu4.l1c.overall_mshr_uncacheable_latency::cpu4 2344796703 # number of overall MSHR uncacheable cycles +system.cpu4.l1c.overall_mshr_uncacheable_latency::total 2344796703 # number of overall MSHR uncacheable cycles +system.cpu4.l1c.ReadReq_mshr_miss_rate::cpu4 0.807031 # mshr miss rate for ReadReq accesses +system.cpu4.l1c.ReadReq_mshr_miss_rate::total 0.807031 # mshr miss rate for ReadReq accesses +system.cpu4.l1c.WriteReq_mshr_miss_rate::cpu4 0.954201 # mshr miss rate for WriteReq accesses +system.cpu4.l1c.WriteReq_mshr_miss_rate::total 0.954201 # mshr miss rate for WriteReq accesses +system.cpu4.l1c.demand_mshr_miss_rate::cpu4 0.859102 # mshr miss rate for demand accesses +system.cpu4.l1c.demand_mshr_miss_rate::total 0.859102 # mshr miss rate for demand accesses +system.cpu4.l1c.overall_mshr_miss_rate::cpu4 0.859102 # mshr miss rate for overall accesses +system.cpu4.l1c.overall_mshr_miss_rate::total 0.859102 # mshr miss rate for overall accesses +system.cpu4.l1c.ReadReq_avg_mshr_miss_latency::cpu4 24261.669722 # average ReadReq mshr miss latency +system.cpu4.l1c.ReadReq_avg_mshr_miss_latency::total 24261.669722 # average ReadReq mshr miss latency +system.cpu4.l1c.WriteReq_avg_mshr_miss_latency::cpu4 35271.930241 # average WriteReq mshr miss latency +system.cpu4.l1c.WriteReq_avg_mshr_miss_latency::total 35271.930241 # average WriteReq mshr miss latency +system.cpu4.l1c.demand_avg_mshr_miss_latency::cpu4 28588.491798 # average overall mshr miss latency +system.cpu4.l1c.demand_avg_mshr_miss_latency::total 28588.491798 # average overall mshr miss latency +system.cpu4.l1c.overall_avg_mshr_miss_latency::cpu4 28588.491798 # average overall mshr miss latency +system.cpu4.l1c.overall_avg_mshr_miss_latency::total 28588.491798 # average overall mshr miss latency system.cpu4.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu4 inf # average ReadReq mshr uncacheable latency system.cpu4.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu4.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu4 inf # average WriteReq mshr uncacheable latency @@ -1231,114 +1305,114 @@ system.cpu4.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu4.l1c.overall_avg_mshr_uncacheable_latency::cpu4 inf # average overall mshr uncacheable latency system.cpu4.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu4.l1c.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu5.num_reads 98297 # number of read accesses completed -system.cpu5.num_writes 53409 # number of write accesses completed +system.cpu5.num_reads 98869 # number of read accesses completed +system.cpu5.num_writes 53477 # number of write accesses completed system.cpu5.num_copies 0 # number of copy accesses completed -system.cpu5.l1c.replacements 21793 # number of replacements -system.cpu5.l1c.tagsinuse 394.840854 # Cycle average of tags in use -system.cpu5.l1c.total_refs 13019 # Total number of references to valid blocks. -system.cpu5.l1c.sampled_refs 22214 # Sample count of references to valid blocks. -system.cpu5.l1c.avg_refs 0.586072 # Average number of references to valid blocks. +system.cpu5.l1c.replacements 22131 # number of replacements +system.cpu5.l1c.tagsinuse 394.954130 # Cycle average of tags in use +system.cpu5.l1c.total_refs 13197 # Total number of references to valid blocks. +system.cpu5.l1c.sampled_refs 22529 # Sample count of references to valid blocks. +system.cpu5.l1c.avg_refs 0.585778 # Average number of references to valid blocks. system.cpu5.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu5.l1c.occ_blocks::cpu5 394.840854 # Average occupied blocks per requestor -system.cpu5.l1c.occ_percent::cpu5 0.771174 # Average percentage of cache occupancy -system.cpu5.l1c.occ_percent::total 0.771174 # Average percentage of cache occupancy -system.cpu5.l1c.ReadReq_hits::cpu5 8574 # number of ReadReq hits -system.cpu5.l1c.ReadReq_hits::total 8574 # number of ReadReq hits -system.cpu5.l1c.WriteReq_hits::cpu5 1037 # number of WriteReq hits -system.cpu5.l1c.WriteReq_hits::total 1037 # number of WriteReq hits -system.cpu5.l1c.demand_hits::cpu5 9611 # number of demand (read+write) hits -system.cpu5.l1c.demand_hits::total 9611 # number of demand (read+write) hits -system.cpu5.l1c.overall_hits::cpu5 9611 # number of overall hits -system.cpu5.l1c.overall_hits::total 9611 # number of overall hits -system.cpu5.l1c.ReadReq_misses::cpu5 35608 # number of ReadReq misses -system.cpu5.l1c.ReadReq_misses::total 35608 # number of ReadReq misses -system.cpu5.l1c.WriteReq_misses::cpu5 22949 # number of WriteReq misses -system.cpu5.l1c.WriteReq_misses::total 22949 # number of WriteReq misses -system.cpu5.l1c.demand_misses::cpu5 58557 # number of demand (read+write) misses -system.cpu5.l1c.demand_misses::total 58557 # number of demand (read+write) misses -system.cpu5.l1c.overall_misses::cpu5 58557 # number of overall misses -system.cpu5.l1c.overall_misses::total 58557 # number of overall misses -system.cpu5.l1c.ReadReq_miss_latency::cpu5 1333115373 # number of ReadReq miss cycles -system.cpu5.l1c.ReadReq_miss_latency::total 1333115373 # number of ReadReq miss cycles -system.cpu5.l1c.WriteReq_miss_latency::cpu5 1089027179 # number of WriteReq miss cycles -system.cpu5.l1c.WriteReq_miss_latency::total 1089027179 # number of WriteReq miss cycles -system.cpu5.l1c.demand_miss_latency::cpu5 2422142552 # number of demand (read+write) miss cycles -system.cpu5.l1c.demand_miss_latency::total 2422142552 # number of demand (read+write) miss cycles -system.cpu5.l1c.overall_miss_latency::cpu5 2422142552 # number of overall miss cycles -system.cpu5.l1c.overall_miss_latency::total 2422142552 # number of overall miss cycles -system.cpu5.l1c.ReadReq_accesses::cpu5 44182 # number of ReadReq accesses(hits+misses) -system.cpu5.l1c.ReadReq_accesses::total 44182 # number of ReadReq accesses(hits+misses) -system.cpu5.l1c.WriteReq_accesses::cpu5 23986 # number of WriteReq accesses(hits+misses) -system.cpu5.l1c.WriteReq_accesses::total 23986 # number of WriteReq accesses(hits+misses) -system.cpu5.l1c.demand_accesses::cpu5 68168 # number of demand (read+write) accesses -system.cpu5.l1c.demand_accesses::total 68168 # number of demand (read+write) accesses -system.cpu5.l1c.overall_accesses::cpu5 68168 # number of overall (read+write) accesses -system.cpu5.l1c.overall_accesses::total 68168 # number of overall (read+write) accesses -system.cpu5.l1c.ReadReq_miss_rate::cpu5 0.805939 # miss rate for ReadReq accesses -system.cpu5.l1c.ReadReq_miss_rate::total 0.805939 # miss rate for ReadReq accesses -system.cpu5.l1c.WriteReq_miss_rate::cpu5 0.956766 # miss rate for WriteReq accesses -system.cpu5.l1c.WriteReq_miss_rate::total 0.956766 # miss rate for WriteReq accesses -system.cpu5.l1c.demand_miss_rate::cpu5 0.859010 # miss rate for demand accesses -system.cpu5.l1c.demand_miss_rate::total 0.859010 # miss rate for demand accesses -system.cpu5.l1c.overall_miss_rate::cpu5 0.859010 # miss rate for overall accesses -system.cpu5.l1c.overall_miss_rate::total 0.859010 # miss rate for overall accesses -system.cpu5.l1c.ReadReq_avg_miss_latency::cpu5 37438.647860 # average ReadReq miss latency -system.cpu5.l1c.ReadReq_avg_miss_latency::total 37438.647860 # average ReadReq miss latency -system.cpu5.l1c.WriteReq_avg_miss_latency::cpu5 47454.232385 # average WriteReq miss latency -system.cpu5.l1c.WriteReq_avg_miss_latency::total 47454.232385 # average WriteReq miss latency -system.cpu5.l1c.demand_avg_miss_latency::cpu5 41363.842956 # average overall miss latency -system.cpu5.l1c.demand_avg_miss_latency::total 41363.842956 # average overall miss latency -system.cpu5.l1c.overall_avg_miss_latency::cpu5 41363.842956 # average overall miss latency -system.cpu5.l1c.overall_avg_miss_latency::total 41363.842956 # average overall miss latency -system.cpu5.l1c.blocked_cycles::no_mshrs 1437965 # number of cycles access was blocked +system.cpu5.l1c.occ_blocks::cpu5 394.954130 # Average occupied blocks per requestor +system.cpu5.l1c.occ_percent::cpu5 0.771395 # Average percentage of cache occupancy +system.cpu5.l1c.occ_percent::total 0.771395 # Average percentage of cache occupancy +system.cpu5.l1c.ReadReq_hits::cpu5 8594 # number of ReadReq hits +system.cpu5.l1c.ReadReq_hits::total 8594 # number of ReadReq hits +system.cpu5.l1c.WriteReq_hits::cpu5 1100 # number of WriteReq hits +system.cpu5.l1c.WriteReq_hits::total 1100 # number of WriteReq hits +system.cpu5.l1c.demand_hits::cpu5 9694 # number of demand (read+write) hits +system.cpu5.l1c.demand_hits::total 9694 # number of demand (read+write) hits +system.cpu5.l1c.overall_hits::cpu5 9694 # number of overall hits +system.cpu5.l1c.overall_hits::total 9694 # number of overall hits +system.cpu5.l1c.ReadReq_misses::cpu5 35827 # number of ReadReq misses +system.cpu5.l1c.ReadReq_misses::total 35827 # number of ReadReq misses +system.cpu5.l1c.WriteReq_misses::cpu5 23090 # number of WriteReq misses +system.cpu5.l1c.WriteReq_misses::total 23090 # number of WriteReq misses +system.cpu5.l1c.demand_misses::cpu5 58917 # number of demand (read+write) misses +system.cpu5.l1c.demand_misses::total 58917 # number of demand (read+write) misses +system.cpu5.l1c.overall_misses::cpu5 58917 # number of overall misses +system.cpu5.l1c.overall_misses::total 58917 # number of overall misses +system.cpu5.l1c.ReadReq_miss_latency::cpu5 936035832 # number of ReadReq miss cycles +system.cpu5.l1c.ReadReq_miss_latency::total 936035832 # number of ReadReq miss cycles +system.cpu5.l1c.WriteReq_miss_latency::cpu5 858178388 # number of WriteReq miss cycles +system.cpu5.l1c.WriteReq_miss_latency::total 858178388 # number of WriteReq miss cycles +system.cpu5.l1c.demand_miss_latency::cpu5 1794214220 # number of demand (read+write) miss cycles +system.cpu5.l1c.demand_miss_latency::total 1794214220 # number of demand (read+write) miss cycles +system.cpu5.l1c.overall_miss_latency::cpu5 1794214220 # number of overall miss cycles +system.cpu5.l1c.overall_miss_latency::total 1794214220 # number of overall miss cycles +system.cpu5.l1c.ReadReq_accesses::cpu5 44421 # number of ReadReq accesses(hits+misses) +system.cpu5.l1c.ReadReq_accesses::total 44421 # number of ReadReq accesses(hits+misses) +system.cpu5.l1c.WriteReq_accesses::cpu5 24190 # number of WriteReq accesses(hits+misses) +system.cpu5.l1c.WriteReq_accesses::total 24190 # number of WriteReq accesses(hits+misses) +system.cpu5.l1c.demand_accesses::cpu5 68611 # number of demand (read+write) accesses +system.cpu5.l1c.demand_accesses::total 68611 # number of demand (read+write) accesses +system.cpu5.l1c.overall_accesses::cpu5 68611 # number of overall (read+write) accesses +system.cpu5.l1c.overall_accesses::total 68611 # number of overall (read+write) accesses +system.cpu5.l1c.ReadReq_miss_rate::cpu5 0.806533 # miss rate for ReadReq accesses +system.cpu5.l1c.ReadReq_miss_rate::total 0.806533 # miss rate for ReadReq accesses +system.cpu5.l1c.WriteReq_miss_rate::cpu5 0.954527 # miss rate for WriteReq accesses +system.cpu5.l1c.WriteReq_miss_rate::total 0.954527 # miss rate for WriteReq accesses +system.cpu5.l1c.demand_miss_rate::cpu5 0.858711 # miss rate for demand accesses +system.cpu5.l1c.demand_miss_rate::total 0.858711 # miss rate for demand accesses +system.cpu5.l1c.overall_miss_rate::cpu5 0.858711 # miss rate for overall accesses +system.cpu5.l1c.overall_miss_rate::total 0.858711 # miss rate for overall accesses +system.cpu5.l1c.ReadReq_avg_miss_latency::cpu5 26126.547911 # average ReadReq miss latency +system.cpu5.l1c.ReadReq_avg_miss_latency::total 26126.547911 # average ReadReq miss latency +system.cpu5.l1c.WriteReq_avg_miss_latency::cpu5 37166.669034 # average WriteReq miss latency +system.cpu5.l1c.WriteReq_avg_miss_latency::total 37166.669034 # average WriteReq miss latency +system.cpu5.l1c.demand_avg_miss_latency::cpu5 30453.251523 # average overall miss latency +system.cpu5.l1c.demand_avg_miss_latency::total 30453.251523 # average overall miss latency +system.cpu5.l1c.overall_avg_miss_latency::cpu5 30453.251523 # average overall miss latency +system.cpu5.l1c.overall_avg_miss_latency::total 30453.251523 # average overall miss latency +system.cpu5.l1c.blocked_cycles::no_mshrs 1010232 # number of cycles access was blocked system.cpu5.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu5.l1c.blocked::no_mshrs 66766 # number of cycles access was blocked +system.cpu5.l1c.blocked::no_mshrs 61688 # number of cycles access was blocked system.cpu5.l1c.blocked::no_targets 0 # number of cycles access was blocked -system.cpu5.l1c.avg_blocked_cycles::no_mshrs 21.537384 # average number of cycles each access was blocked +system.cpu5.l1c.avg_blocked_cycles::no_mshrs 16.376475 # average number of cycles each access was blocked system.cpu5.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu5.l1c.fast_writes 0 # number of fast writes performed system.cpu5.l1c.cache_copies 0 # number of cache copies performed -system.cpu5.l1c.writebacks::writebacks 9530 # number of writebacks -system.cpu5.l1c.writebacks::total 9530 # number of writebacks -system.cpu5.l1c.ReadReq_mshr_misses::cpu5 35608 # number of ReadReq MSHR misses -system.cpu5.l1c.ReadReq_mshr_misses::total 35608 # number of ReadReq MSHR misses -system.cpu5.l1c.WriteReq_mshr_misses::cpu5 22949 # number of WriteReq MSHR misses -system.cpu5.l1c.WriteReq_mshr_misses::total 22949 # number of WriteReq MSHR misses -system.cpu5.l1c.demand_mshr_misses::cpu5 58557 # number of demand (read+write) MSHR misses -system.cpu5.l1c.demand_mshr_misses::total 58557 # number of demand (read+write) MSHR misses -system.cpu5.l1c.overall_mshr_misses::cpu5 58557 # number of overall MSHR misses -system.cpu5.l1c.overall_mshr_misses::total 58557 # number of overall MSHR misses -system.cpu5.l1c.ReadReq_mshr_miss_latency::cpu5 1261899373 # number of ReadReq MSHR miss cycles -system.cpu5.l1c.ReadReq_mshr_miss_latency::total 1261899373 # number of ReadReq MSHR miss cycles -system.cpu5.l1c.WriteReq_mshr_miss_latency::cpu5 1043133179 # number of WriteReq MSHR miss cycles -system.cpu5.l1c.WriteReq_mshr_miss_latency::total 1043133179 # number of WriteReq MSHR miss cycles -system.cpu5.l1c.demand_mshr_miss_latency::cpu5 2305032552 # number of demand (read+write) MSHR miss cycles -system.cpu5.l1c.demand_mshr_miss_latency::total 2305032552 # number of demand (read+write) MSHR miss cycles -system.cpu5.l1c.overall_mshr_miss_latency::cpu5 2305032552 # number of overall MSHR miss cycles -system.cpu5.l1c.overall_mshr_miss_latency::total 2305032552 # number of overall MSHR miss cycles -system.cpu5.l1c.ReadReq_mshr_uncacheable_latency::cpu5 722637545 # number of ReadReq MSHR uncacheable cycles -system.cpu5.l1c.ReadReq_mshr_uncacheable_latency::total 722637545 # number of ReadReq MSHR uncacheable cycles -system.cpu5.l1c.WriteReq_mshr_uncacheable_latency::cpu5 432075918 # number of WriteReq MSHR uncacheable cycles -system.cpu5.l1c.WriteReq_mshr_uncacheable_latency::total 432075918 # number of WriteReq MSHR uncacheable cycles -system.cpu5.l1c.overall_mshr_uncacheable_latency::cpu5 1154713463 # number of overall MSHR uncacheable cycles -system.cpu5.l1c.overall_mshr_uncacheable_latency::total 1154713463 # number of overall MSHR uncacheable cycles -system.cpu5.l1c.ReadReq_mshr_miss_rate::cpu5 0.805939 # mshr miss rate for ReadReq accesses -system.cpu5.l1c.ReadReq_mshr_miss_rate::total 0.805939 # mshr miss rate for ReadReq accesses -system.cpu5.l1c.WriteReq_mshr_miss_rate::cpu5 0.956766 # mshr miss rate for WriteReq accesses -system.cpu5.l1c.WriteReq_mshr_miss_rate::total 0.956766 # mshr miss rate for WriteReq accesses -system.cpu5.l1c.demand_mshr_miss_rate::cpu5 0.859010 # mshr miss rate for demand accesses -system.cpu5.l1c.demand_mshr_miss_rate::total 0.859010 # mshr miss rate for demand accesses -system.cpu5.l1c.overall_mshr_miss_rate::cpu5 0.859010 # mshr miss rate for overall accesses -system.cpu5.l1c.overall_mshr_miss_rate::total 0.859010 # mshr miss rate for overall accesses -system.cpu5.l1c.ReadReq_avg_mshr_miss_latency::cpu5 35438.647860 # average ReadReq mshr miss latency -system.cpu5.l1c.ReadReq_avg_mshr_miss_latency::total 35438.647860 # average ReadReq mshr miss latency -system.cpu5.l1c.WriteReq_avg_mshr_miss_latency::cpu5 45454.406684 # average WriteReq mshr miss latency -system.cpu5.l1c.WriteReq_avg_mshr_miss_latency::total 45454.406684 # average WriteReq mshr miss latency -system.cpu5.l1c.demand_avg_mshr_miss_latency::cpu5 39363.911266 # average overall mshr miss latency -system.cpu5.l1c.demand_avg_mshr_miss_latency::total 39363.911266 # average overall mshr miss latency -system.cpu5.l1c.overall_avg_mshr_miss_latency::cpu5 39363.911266 # average overall mshr miss latency -system.cpu5.l1c.overall_avg_mshr_miss_latency::total 39363.911266 # average overall mshr miss latency +system.cpu5.l1c.writebacks::writebacks 9611 # number of writebacks +system.cpu5.l1c.writebacks::total 9611 # number of writebacks +system.cpu5.l1c.ReadReq_mshr_misses::cpu5 35827 # number of ReadReq MSHR misses +system.cpu5.l1c.ReadReq_mshr_misses::total 35827 # number of ReadReq MSHR misses +system.cpu5.l1c.WriteReq_mshr_misses::cpu5 23090 # number of WriteReq MSHR misses +system.cpu5.l1c.WriteReq_mshr_misses::total 23090 # number of WriteReq MSHR misses +system.cpu5.l1c.demand_mshr_misses::cpu5 58917 # number of demand (read+write) MSHR misses +system.cpu5.l1c.demand_mshr_misses::total 58917 # number of demand (read+write) MSHR misses +system.cpu5.l1c.overall_mshr_misses::cpu5 58917 # number of overall MSHR misses +system.cpu5.l1c.overall_mshr_misses::total 58917 # number of overall MSHR misses +system.cpu5.l1c.ReadReq_mshr_miss_latency::cpu5 861924856 # number of ReadReq MSHR miss cycles +system.cpu5.l1c.ReadReq_mshr_miss_latency::total 861924856 # number of ReadReq MSHR miss cycles +system.cpu5.l1c.WriteReq_mshr_miss_latency::cpu5 810652413 # number of WriteReq MSHR miss cycles +system.cpu5.l1c.WriteReq_mshr_miss_latency::total 810652413 # number of WriteReq MSHR miss cycles +system.cpu5.l1c.demand_mshr_miss_latency::cpu5 1672577269 # number of demand (read+write) MSHR miss cycles +system.cpu5.l1c.demand_mshr_miss_latency::total 1672577269 # number of demand (read+write) MSHR miss cycles +system.cpu5.l1c.overall_mshr_miss_latency::cpu5 1672577269 # number of overall MSHR miss cycles +system.cpu5.l1c.overall_mshr_miss_latency::total 1672577269 # number of overall MSHR miss cycles +system.cpu5.l1c.ReadReq_mshr_uncacheable_latency::cpu5 694440055 # number of ReadReq MSHR uncacheable cycles +system.cpu5.l1c.ReadReq_mshr_uncacheable_latency::total 694440055 # number of ReadReq MSHR uncacheable cycles +system.cpu5.l1c.WriteReq_mshr_uncacheable_latency::cpu5 1653385505 # number of WriteReq MSHR uncacheable cycles +system.cpu5.l1c.WriteReq_mshr_uncacheable_latency::total 1653385505 # number of WriteReq MSHR uncacheable cycles +system.cpu5.l1c.overall_mshr_uncacheable_latency::cpu5 2347825560 # number of overall MSHR uncacheable cycles +system.cpu5.l1c.overall_mshr_uncacheable_latency::total 2347825560 # number of overall MSHR uncacheable cycles +system.cpu5.l1c.ReadReq_mshr_miss_rate::cpu5 0.806533 # mshr miss rate for ReadReq accesses +system.cpu5.l1c.ReadReq_mshr_miss_rate::total 0.806533 # mshr miss rate for ReadReq accesses +system.cpu5.l1c.WriteReq_mshr_miss_rate::cpu5 0.954527 # mshr miss rate for WriteReq accesses +system.cpu5.l1c.WriteReq_mshr_miss_rate::total 0.954527 # mshr miss rate for WriteReq accesses +system.cpu5.l1c.demand_mshr_miss_rate::cpu5 0.858711 # mshr miss rate for demand accesses +system.cpu5.l1c.demand_mshr_miss_rate::total 0.858711 # mshr miss rate for demand accesses +system.cpu5.l1c.overall_mshr_miss_rate::cpu5 0.858711 # mshr miss rate for overall accesses +system.cpu5.l1c.overall_mshr_miss_rate::total 0.858711 # mshr miss rate for overall accesses +system.cpu5.l1c.ReadReq_avg_mshr_miss_latency::cpu5 24057.969018 # average ReadReq mshr miss latency +system.cpu5.l1c.ReadReq_avg_mshr_miss_latency::total 24057.969018 # average ReadReq mshr miss latency +system.cpu5.l1c.WriteReq_avg_mshr_miss_latency::cpu5 35108.376483 # average WriteReq mshr miss latency +system.cpu5.l1c.WriteReq_avg_mshr_miss_latency::total 35108.376483 # average WriteReq mshr miss latency +system.cpu5.l1c.demand_avg_mshr_miss_latency::cpu5 28388.703922 # average overall mshr miss latency +system.cpu5.l1c.demand_avg_mshr_miss_latency::total 28388.703922 # average overall mshr miss latency +system.cpu5.l1c.overall_avg_mshr_miss_latency::cpu5 28388.703922 # average overall mshr miss latency +system.cpu5.l1c.overall_avg_mshr_miss_latency::total 28388.703922 # average overall mshr miss latency system.cpu5.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu5 inf # average ReadReq mshr uncacheable latency system.cpu5.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu5.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu5 inf # average WriteReq mshr uncacheable latency @@ -1346,114 +1420,114 @@ system.cpu5.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu5.l1c.overall_avg_mshr_uncacheable_latency::cpu5 inf # average overall mshr uncacheable latency system.cpu5.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu5.l1c.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu6.num_reads 100000 # number of read accesses completed -system.cpu6.num_writes 53851 # number of write accesses completed +system.cpu6.num_reads 99583 # number of read accesses completed +system.cpu6.num_writes 53438 # number of write accesses completed system.cpu6.num_copies 0 # number of copy accesses completed -system.cpu6.l1c.replacements 22533 # number of replacements -system.cpu6.l1c.tagsinuse 396.232181 # Cycle average of tags in use -system.cpu6.l1c.total_refs 13413 # Total number of references to valid blocks. -system.cpu6.l1c.sampled_refs 22918 # Sample count of references to valid blocks. -system.cpu6.l1c.avg_refs 0.585260 # Average number of references to valid blocks. +system.cpu6.l1c.replacements 21939 # number of replacements +system.cpu6.l1c.tagsinuse 394.903585 # Cycle average of tags in use +system.cpu6.l1c.total_refs 13339 # Total number of references to valid blocks. +system.cpu6.l1c.sampled_refs 22346 # Sample count of references to valid blocks. +system.cpu6.l1c.avg_refs 0.596930 # Average number of references to valid blocks. system.cpu6.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu6.l1c.occ_blocks::cpu6 396.232181 # Average occupied blocks per requestor -system.cpu6.l1c.occ_percent::cpu6 0.773891 # Average percentage of cache occupancy -system.cpu6.l1c.occ_percent::total 0.773891 # Average percentage of cache occupancy -system.cpu6.l1c.ReadReq_hits::cpu6 8765 # number of ReadReq hits -system.cpu6.l1c.ReadReq_hits::total 8765 # number of ReadReq hits -system.cpu6.l1c.WriteReq_hits::cpu6 1112 # number of WriteReq hits -system.cpu6.l1c.WriteReq_hits::total 1112 # number of WriteReq hits -system.cpu6.l1c.demand_hits::cpu6 9877 # number of demand (read+write) hits -system.cpu6.l1c.demand_hits::total 9877 # number of demand (read+write) hits -system.cpu6.l1c.overall_hits::cpu6 9877 # number of overall hits -system.cpu6.l1c.overall_hits::total 9877 # number of overall hits -system.cpu6.l1c.ReadReq_misses::cpu6 36287 # number of ReadReq misses -system.cpu6.l1c.ReadReq_misses::total 36287 # number of ReadReq misses -system.cpu6.l1c.WriteReq_misses::cpu6 23071 # number of WriteReq misses -system.cpu6.l1c.WriteReq_misses::total 23071 # number of WriteReq misses -system.cpu6.l1c.demand_misses::cpu6 59358 # number of demand (read+write) misses -system.cpu6.l1c.demand_misses::total 59358 # number of demand (read+write) misses -system.cpu6.l1c.overall_misses::cpu6 59358 # number of overall misses -system.cpu6.l1c.overall_misses::total 59358 # number of overall misses -system.cpu6.l1c.ReadReq_miss_latency::cpu6 1346746093 # number of ReadReq miss cycles -system.cpu6.l1c.ReadReq_miss_latency::total 1346746093 # number of ReadReq miss cycles -system.cpu6.l1c.WriteReq_miss_latency::cpu6 1082399151 # number of WriteReq miss cycles -system.cpu6.l1c.WriteReq_miss_latency::total 1082399151 # number of WriteReq miss cycles -system.cpu6.l1c.demand_miss_latency::cpu6 2429145244 # number of demand (read+write) miss cycles -system.cpu6.l1c.demand_miss_latency::total 2429145244 # number of demand (read+write) miss cycles -system.cpu6.l1c.overall_miss_latency::cpu6 2429145244 # number of overall miss cycles -system.cpu6.l1c.overall_miss_latency::total 2429145244 # number of overall miss cycles -system.cpu6.l1c.ReadReq_accesses::cpu6 45052 # number of ReadReq accesses(hits+misses) -system.cpu6.l1c.ReadReq_accesses::total 45052 # number of ReadReq accesses(hits+misses) -system.cpu6.l1c.WriteReq_accesses::cpu6 24183 # number of WriteReq accesses(hits+misses) -system.cpu6.l1c.WriteReq_accesses::total 24183 # number of WriteReq accesses(hits+misses) -system.cpu6.l1c.demand_accesses::cpu6 69235 # number of demand (read+write) accesses -system.cpu6.l1c.demand_accesses::total 69235 # number of demand (read+write) accesses -system.cpu6.l1c.overall_accesses::cpu6 69235 # number of overall (read+write) accesses -system.cpu6.l1c.overall_accesses::total 69235 # number of overall (read+write) accesses -system.cpu6.l1c.ReadReq_miss_rate::cpu6 0.805447 # miss rate for ReadReq accesses -system.cpu6.l1c.ReadReq_miss_rate::total 0.805447 # miss rate for ReadReq accesses -system.cpu6.l1c.WriteReq_miss_rate::cpu6 0.954017 # miss rate for WriteReq accesses -system.cpu6.l1c.WriteReq_miss_rate::total 0.954017 # miss rate for WriteReq accesses -system.cpu6.l1c.demand_miss_rate::cpu6 0.857341 # miss rate for demand accesses -system.cpu6.l1c.demand_miss_rate::total 0.857341 # miss rate for demand accesses -system.cpu6.l1c.overall_miss_rate::cpu6 0.857341 # miss rate for overall accesses -system.cpu6.l1c.overall_miss_rate::total 0.857341 # miss rate for overall accesses -system.cpu6.l1c.ReadReq_avg_miss_latency::cpu6 37113.734753 # average ReadReq miss latency -system.cpu6.l1c.ReadReq_avg_miss_latency::total 37113.734753 # average ReadReq miss latency -system.cpu6.l1c.WriteReq_avg_miss_latency::cpu6 46916.004985 # average WriteReq miss latency -system.cpu6.l1c.WriteReq_avg_miss_latency::total 46916.004985 # average WriteReq miss latency -system.cpu6.l1c.demand_avg_miss_latency::cpu6 40923.636982 # average overall miss latency -system.cpu6.l1c.demand_avg_miss_latency::total 40923.636982 # average overall miss latency -system.cpu6.l1c.overall_avg_miss_latency::cpu6 40923.636982 # average overall miss latency -system.cpu6.l1c.overall_avg_miss_latency::total 40923.636982 # average overall miss latency -system.cpu6.l1c.blocked_cycles::no_mshrs 1436888 # number of cycles access was blocked +system.cpu6.l1c.occ_blocks::cpu6 394.903585 # Average occupied blocks per requestor +system.cpu6.l1c.occ_percent::cpu6 0.771296 # Average percentage of cache occupancy +system.cpu6.l1c.occ_percent::total 0.771296 # Average percentage of cache occupancy +system.cpu6.l1c.ReadReq_hits::cpu6 8764 # number of ReadReq hits +system.cpu6.l1c.ReadReq_hits::total 8764 # number of ReadReq hits +system.cpu6.l1c.WriteReq_hits::cpu6 1067 # number of WriteReq hits +system.cpu6.l1c.WriteReq_hits::total 1067 # number of WriteReq hits +system.cpu6.l1c.demand_hits::cpu6 9831 # number of demand (read+write) hits +system.cpu6.l1c.demand_hits::total 9831 # number of demand (read+write) hits +system.cpu6.l1c.overall_hits::cpu6 9831 # number of overall hits +system.cpu6.l1c.overall_hits::total 9831 # number of overall hits +system.cpu6.l1c.ReadReq_misses::cpu6 36046 # number of ReadReq misses +system.cpu6.l1c.ReadReq_misses::total 36046 # number of ReadReq misses +system.cpu6.l1c.WriteReq_misses::cpu6 22895 # number of WriteReq misses +system.cpu6.l1c.WriteReq_misses::total 22895 # number of WriteReq misses +system.cpu6.l1c.demand_misses::cpu6 58941 # number of demand (read+write) misses +system.cpu6.l1c.demand_misses::total 58941 # number of demand (read+write) misses +system.cpu6.l1c.overall_misses::cpu6 58941 # number of overall misses +system.cpu6.l1c.overall_misses::total 58941 # number of overall misses +system.cpu6.l1c.ReadReq_miss_latency::cpu6 938279687 # number of ReadReq miss cycles +system.cpu6.l1c.ReadReq_miss_latency::total 938279687 # number of ReadReq miss cycles +system.cpu6.l1c.WriteReq_miss_latency::cpu6 845796556 # number of WriteReq miss cycles +system.cpu6.l1c.WriteReq_miss_latency::total 845796556 # number of WriteReq miss cycles +system.cpu6.l1c.demand_miss_latency::cpu6 1784076243 # number of demand (read+write) miss cycles +system.cpu6.l1c.demand_miss_latency::total 1784076243 # number of demand (read+write) miss cycles +system.cpu6.l1c.overall_miss_latency::cpu6 1784076243 # number of overall miss cycles +system.cpu6.l1c.overall_miss_latency::total 1784076243 # number of overall miss cycles +system.cpu6.l1c.ReadReq_accesses::cpu6 44810 # number of ReadReq accesses(hits+misses) +system.cpu6.l1c.ReadReq_accesses::total 44810 # number of ReadReq accesses(hits+misses) +system.cpu6.l1c.WriteReq_accesses::cpu6 23962 # number of WriteReq accesses(hits+misses) +system.cpu6.l1c.WriteReq_accesses::total 23962 # number of WriteReq accesses(hits+misses) +system.cpu6.l1c.demand_accesses::cpu6 68772 # number of demand (read+write) accesses +system.cpu6.l1c.demand_accesses::total 68772 # number of demand (read+write) accesses +system.cpu6.l1c.overall_accesses::cpu6 68772 # number of overall (read+write) accesses +system.cpu6.l1c.overall_accesses::total 68772 # number of overall (read+write) accesses +system.cpu6.l1c.ReadReq_miss_rate::cpu6 0.804419 # miss rate for ReadReq accesses +system.cpu6.l1c.ReadReq_miss_rate::total 0.804419 # miss rate for ReadReq accesses +system.cpu6.l1c.WriteReq_miss_rate::cpu6 0.955471 # miss rate for WriteReq accesses +system.cpu6.l1c.WriteReq_miss_rate::total 0.955471 # miss rate for WriteReq accesses +system.cpu6.l1c.demand_miss_rate::cpu6 0.857049 # miss rate for demand accesses +system.cpu6.l1c.demand_miss_rate::total 0.857049 # miss rate for demand accesses +system.cpu6.l1c.overall_miss_rate::cpu6 0.857049 # miss rate for overall accesses +system.cpu6.l1c.overall_miss_rate::total 0.857049 # miss rate for overall accesses +system.cpu6.l1c.ReadReq_avg_miss_latency::cpu6 26030.064002 # average ReadReq miss latency +system.cpu6.l1c.ReadReq_avg_miss_latency::total 26030.064002 # average ReadReq miss latency +system.cpu6.l1c.WriteReq_avg_miss_latency::cpu6 36942.413453 # average WriteReq miss latency +system.cpu6.l1c.WriteReq_avg_miss_latency::total 36942.413453 # average WriteReq miss latency +system.cpu6.l1c.demand_avg_miss_latency::cpu6 30268.849239 # average overall miss latency +system.cpu6.l1c.demand_avg_miss_latency::total 30268.849239 # average overall miss latency +system.cpu6.l1c.overall_avg_miss_latency::cpu6 30268.849239 # average overall miss latency +system.cpu6.l1c.overall_avg_miss_latency::total 30268.849239 # average overall miss latency +system.cpu6.l1c.blocked_cycles::no_mshrs 1009249 # number of cycles access was blocked system.cpu6.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu6.l1c.blocked::no_mshrs 67354 # number of cycles access was blocked +system.cpu6.l1c.blocked::no_mshrs 61784 # number of cycles access was blocked system.cpu6.l1c.blocked::no_targets 0 # number of cycles access was blocked -system.cpu6.l1c.avg_blocked_cycles::no_mshrs 21.333373 # average number of cycles each access was blocked +system.cpu6.l1c.avg_blocked_cycles::no_mshrs 16.335119 # average number of cycles each access was blocked system.cpu6.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu6.l1c.fast_writes 0 # number of fast writes performed system.cpu6.l1c.cache_copies 0 # number of cache copies performed -system.cpu6.l1c.writebacks::writebacks 9760 # number of writebacks -system.cpu6.l1c.writebacks::total 9760 # number of writebacks -system.cpu6.l1c.ReadReq_mshr_misses::cpu6 36287 # number of ReadReq MSHR misses -system.cpu6.l1c.ReadReq_mshr_misses::total 36287 # number of ReadReq MSHR misses -system.cpu6.l1c.WriteReq_mshr_misses::cpu6 23071 # number of WriteReq MSHR misses -system.cpu6.l1c.WriteReq_mshr_misses::total 23071 # number of WriteReq MSHR misses -system.cpu6.l1c.demand_mshr_misses::cpu6 59358 # number of demand (read+write) MSHR misses -system.cpu6.l1c.demand_mshr_misses::total 59358 # number of demand (read+write) MSHR misses -system.cpu6.l1c.overall_mshr_misses::cpu6 59358 # number of overall MSHR misses -system.cpu6.l1c.overall_mshr_misses::total 59358 # number of overall MSHR misses -system.cpu6.l1c.ReadReq_mshr_miss_latency::cpu6 1274178093 # number of ReadReq MSHR miss cycles -system.cpu6.l1c.ReadReq_mshr_miss_latency::total 1274178093 # number of ReadReq MSHR miss cycles -system.cpu6.l1c.WriteReq_mshr_miss_latency::cpu6 1036259151 # number of WriteReq MSHR miss cycles -system.cpu6.l1c.WriteReq_mshr_miss_latency::total 1036259151 # number of WriteReq MSHR miss cycles -system.cpu6.l1c.demand_mshr_miss_latency::cpu6 2310437244 # number of demand (read+write) MSHR miss cycles -system.cpu6.l1c.demand_mshr_miss_latency::total 2310437244 # number of demand (read+write) MSHR miss cycles -system.cpu6.l1c.overall_mshr_miss_latency::cpu6 2310437244 # number of overall MSHR miss cycles -system.cpu6.l1c.overall_mshr_miss_latency::total 2310437244 # number of overall MSHR miss cycles -system.cpu6.l1c.ReadReq_mshr_uncacheable_latency::cpu6 716759617 # number of ReadReq MSHR uncacheable cycles -system.cpu6.l1c.ReadReq_mshr_uncacheable_latency::total 716759617 # number of ReadReq MSHR uncacheable cycles -system.cpu6.l1c.WriteReq_mshr_uncacheable_latency::cpu6 439137857 # number of WriteReq MSHR uncacheable cycles -system.cpu6.l1c.WriteReq_mshr_uncacheable_latency::total 439137857 # number of WriteReq MSHR uncacheable cycles -system.cpu6.l1c.overall_mshr_uncacheable_latency::cpu6 1155897474 # number of overall MSHR uncacheable cycles -system.cpu6.l1c.overall_mshr_uncacheable_latency::total 1155897474 # number of overall MSHR uncacheable cycles -system.cpu6.l1c.ReadReq_mshr_miss_rate::cpu6 0.805447 # mshr miss rate for ReadReq accesses -system.cpu6.l1c.ReadReq_mshr_miss_rate::total 0.805447 # mshr miss rate for ReadReq accesses -system.cpu6.l1c.WriteReq_mshr_miss_rate::cpu6 0.954017 # mshr miss rate for WriteReq accesses -system.cpu6.l1c.WriteReq_mshr_miss_rate::total 0.954017 # mshr miss rate for WriteReq accesses -system.cpu6.l1c.demand_mshr_miss_rate::cpu6 0.857341 # mshr miss rate for demand accesses -system.cpu6.l1c.demand_mshr_miss_rate::total 0.857341 # mshr miss rate for demand accesses -system.cpu6.l1c.overall_mshr_miss_rate::cpu6 0.857341 # mshr miss rate for overall accesses -system.cpu6.l1c.overall_mshr_miss_rate::total 0.857341 # mshr miss rate for overall accesses -system.cpu6.l1c.ReadReq_avg_mshr_miss_latency::cpu6 35113.900102 # average ReadReq mshr miss latency -system.cpu6.l1c.ReadReq_avg_mshr_miss_latency::total 35113.900102 # average ReadReq mshr miss latency -system.cpu6.l1c.WriteReq_avg_mshr_miss_latency::cpu6 44916.091674 # average WriteReq mshr miss latency -system.cpu6.l1c.WriteReq_avg_mshr_miss_latency::total 44916.091674 # average WriteReq mshr miss latency -system.cpu6.l1c.demand_avg_mshr_miss_latency::cpu6 38923.771758 # average overall mshr miss latency -system.cpu6.l1c.demand_avg_mshr_miss_latency::total 38923.771758 # average overall mshr miss latency -system.cpu6.l1c.overall_avg_mshr_miss_latency::cpu6 38923.771758 # average overall mshr miss latency -system.cpu6.l1c.overall_avg_mshr_miss_latency::total 38923.771758 # average overall mshr miss latency +system.cpu6.l1c.writebacks::writebacks 9560 # number of writebacks +system.cpu6.l1c.writebacks::total 9560 # number of writebacks +system.cpu6.l1c.ReadReq_mshr_misses::cpu6 36046 # number of ReadReq MSHR misses +system.cpu6.l1c.ReadReq_mshr_misses::total 36046 # number of ReadReq MSHR misses +system.cpu6.l1c.WriteReq_mshr_misses::cpu6 22895 # number of WriteReq MSHR misses +system.cpu6.l1c.WriteReq_mshr_misses::total 22895 # number of WriteReq MSHR misses +system.cpu6.l1c.demand_mshr_misses::cpu6 58941 # number of demand (read+write) MSHR misses +system.cpu6.l1c.demand_mshr_misses::total 58941 # number of demand (read+write) MSHR misses +system.cpu6.l1c.overall_mshr_misses::cpu6 58941 # number of overall MSHR misses +system.cpu6.l1c.overall_mshr_misses::total 58941 # number of overall MSHR misses +system.cpu6.l1c.ReadReq_mshr_miss_latency::cpu6 863686811 # number of ReadReq MSHR miss cycles +system.cpu6.l1c.ReadReq_mshr_miss_latency::total 863686811 # number of ReadReq MSHR miss cycles +system.cpu6.l1c.WriteReq_mshr_miss_latency::cpu6 798668072 # number of WriteReq MSHR miss cycles +system.cpu6.l1c.WriteReq_mshr_miss_latency::total 798668072 # number of WriteReq MSHR miss cycles +system.cpu6.l1c.demand_mshr_miss_latency::cpu6 1662354883 # number of demand (read+write) MSHR miss cycles +system.cpu6.l1c.demand_mshr_miss_latency::total 1662354883 # number of demand (read+write) MSHR miss cycles +system.cpu6.l1c.overall_mshr_miss_latency::cpu6 1662354883 # number of overall MSHR miss cycles +system.cpu6.l1c.overall_mshr_miss_latency::total 1662354883 # number of overall MSHR miss cycles +system.cpu6.l1c.ReadReq_mshr_uncacheable_latency::cpu6 702782954 # number of ReadReq MSHR uncacheable cycles +system.cpu6.l1c.ReadReq_mshr_uncacheable_latency::total 702782954 # number of ReadReq MSHR uncacheable cycles +system.cpu6.l1c.WriteReq_mshr_uncacheable_latency::cpu6 1637437633 # number of WriteReq MSHR uncacheable cycles +system.cpu6.l1c.WriteReq_mshr_uncacheable_latency::total 1637437633 # number of WriteReq MSHR uncacheable cycles +system.cpu6.l1c.overall_mshr_uncacheable_latency::cpu6 2340220587 # number of overall MSHR uncacheable cycles +system.cpu6.l1c.overall_mshr_uncacheable_latency::total 2340220587 # number of overall MSHR uncacheable cycles +system.cpu6.l1c.ReadReq_mshr_miss_rate::cpu6 0.804419 # mshr miss rate for ReadReq accesses +system.cpu6.l1c.ReadReq_mshr_miss_rate::total 0.804419 # mshr miss rate for ReadReq accesses +system.cpu6.l1c.WriteReq_mshr_miss_rate::cpu6 0.955471 # mshr miss rate for WriteReq accesses +system.cpu6.l1c.WriteReq_mshr_miss_rate::total 0.955471 # mshr miss rate for WriteReq accesses +system.cpu6.l1c.demand_mshr_miss_rate::cpu6 0.857049 # mshr miss rate for demand accesses +system.cpu6.l1c.demand_mshr_miss_rate::total 0.857049 # mshr miss rate for demand accesses +system.cpu6.l1c.overall_mshr_miss_rate::cpu6 0.857049 # mshr miss rate for overall accesses +system.cpu6.l1c.overall_mshr_miss_rate::total 0.857049 # mshr miss rate for overall accesses +system.cpu6.l1c.ReadReq_avg_mshr_miss_latency::cpu6 23960.683876 # average ReadReq mshr miss latency +system.cpu6.l1c.ReadReq_avg_mshr_miss_latency::total 23960.683876 # average ReadReq mshr miss latency +system.cpu6.l1c.WriteReq_avg_mshr_miss_latency::cpu6 34883.951605 # average WriteReq mshr miss latency +system.cpu6.l1c.WriteReq_avg_mshr_miss_latency::total 34883.951605 # average WriteReq mshr miss latency +system.cpu6.l1c.demand_avg_mshr_miss_latency::cpu6 28203.710202 # average overall mshr miss latency +system.cpu6.l1c.demand_avg_mshr_miss_latency::total 28203.710202 # average overall mshr miss latency +system.cpu6.l1c.overall_avg_mshr_miss_latency::cpu6 28203.710202 # average overall mshr miss latency +system.cpu6.l1c.overall_avg_mshr_miss_latency::total 28203.710202 # average overall mshr miss latency system.cpu6.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu6 inf # average ReadReq mshr uncacheable latency system.cpu6.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu6.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu6 inf # average WriteReq mshr uncacheable latency @@ -1461,114 +1535,114 @@ system.cpu6.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu6.l1c.overall_avg_mshr_uncacheable_latency::cpu6 inf # average overall mshr uncacheable latency system.cpu6.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu6.l1c.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu7.num_reads 99311 # number of read accesses completed -system.cpu7.num_writes 53396 # number of write accesses completed +system.cpu7.num_reads 99199 # number of read accesses completed +system.cpu7.num_writes 53517 # number of write accesses completed system.cpu7.num_copies 0 # number of copy accesses completed -system.cpu7.l1c.replacements 22280 # number of replacements -system.cpu7.l1c.tagsinuse 395.094392 # Cycle average of tags in use -system.cpu7.l1c.total_refs 13351 # Total number of references to valid blocks. -system.cpu7.l1c.sampled_refs 22696 # Sample count of references to valid blocks. -system.cpu7.l1c.avg_refs 0.588253 # Average number of references to valid blocks. +system.cpu7.l1c.replacements 22063 # number of replacements +system.cpu7.l1c.tagsinuse 393.496696 # Cycle average of tags in use +system.cpu7.l1c.total_refs 13289 # Total number of references to valid blocks. +system.cpu7.l1c.sampled_refs 22472 # Sample count of references to valid blocks. +system.cpu7.l1c.avg_refs 0.591358 # Average number of references to valid blocks. system.cpu7.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu7.l1c.occ_blocks::cpu7 395.094392 # Average occupied blocks per requestor -system.cpu7.l1c.occ_percent::cpu7 0.771669 # Average percentage of cache occupancy -system.cpu7.l1c.occ_percent::total 0.771669 # Average percentage of cache occupancy -system.cpu7.l1c.ReadReq_hits::cpu7 8656 # number of ReadReq hits -system.cpu7.l1c.ReadReq_hits::total 8656 # number of ReadReq hits -system.cpu7.l1c.WriteReq_hits::cpu7 1129 # number of WriteReq hits -system.cpu7.l1c.WriteReq_hits::total 1129 # number of WriteReq hits -system.cpu7.l1c.demand_hits::cpu7 9785 # number of demand (read+write) hits -system.cpu7.l1c.demand_hits::total 9785 # number of demand (read+write) hits -system.cpu7.l1c.overall_hits::cpu7 9785 # number of overall hits -system.cpu7.l1c.overall_hits::total 9785 # number of overall hits -system.cpu7.l1c.ReadReq_misses::cpu7 36252 # number of ReadReq misses -system.cpu7.l1c.ReadReq_misses::total 36252 # number of ReadReq misses -system.cpu7.l1c.WriteReq_misses::cpu7 23067 # number of WriteReq misses -system.cpu7.l1c.WriteReq_misses::total 23067 # number of WriteReq misses -system.cpu7.l1c.demand_misses::cpu7 59319 # number of demand (read+write) misses -system.cpu7.l1c.demand_misses::total 59319 # number of demand (read+write) misses -system.cpu7.l1c.overall_misses::cpu7 59319 # number of overall misses -system.cpu7.l1c.overall_misses::total 59319 # number of overall misses -system.cpu7.l1c.ReadReq_miss_latency::cpu7 1344539775 # number of ReadReq miss cycles -system.cpu7.l1c.ReadReq_miss_latency::total 1344539775 # number of ReadReq miss cycles -system.cpu7.l1c.WriteReq_miss_latency::cpu7 1092348717 # number of WriteReq miss cycles -system.cpu7.l1c.WriteReq_miss_latency::total 1092348717 # number of WriteReq miss cycles -system.cpu7.l1c.demand_miss_latency::cpu7 2436888492 # number of demand (read+write) miss cycles -system.cpu7.l1c.demand_miss_latency::total 2436888492 # number of demand (read+write) miss cycles -system.cpu7.l1c.overall_miss_latency::cpu7 2436888492 # number of overall miss cycles -system.cpu7.l1c.overall_miss_latency::total 2436888492 # number of overall miss cycles -system.cpu7.l1c.ReadReq_accesses::cpu7 44908 # number of ReadReq accesses(hits+misses) -system.cpu7.l1c.ReadReq_accesses::total 44908 # number of ReadReq accesses(hits+misses) -system.cpu7.l1c.WriteReq_accesses::cpu7 24196 # number of WriteReq accesses(hits+misses) -system.cpu7.l1c.WriteReq_accesses::total 24196 # number of WriteReq accesses(hits+misses) -system.cpu7.l1c.demand_accesses::cpu7 69104 # number of demand (read+write) accesses -system.cpu7.l1c.demand_accesses::total 69104 # number of demand (read+write) accesses -system.cpu7.l1c.overall_accesses::cpu7 69104 # number of overall (read+write) accesses -system.cpu7.l1c.overall_accesses::total 69104 # number of overall (read+write) accesses -system.cpu7.l1c.ReadReq_miss_rate::cpu7 0.807250 # miss rate for ReadReq accesses -system.cpu7.l1c.ReadReq_miss_rate::total 0.807250 # miss rate for ReadReq accesses -system.cpu7.l1c.WriteReq_miss_rate::cpu7 0.953339 # miss rate for WriteReq accesses -system.cpu7.l1c.WriteReq_miss_rate::total 0.953339 # miss rate for WriteReq accesses -system.cpu7.l1c.demand_miss_rate::cpu7 0.858402 # miss rate for demand accesses -system.cpu7.l1c.demand_miss_rate::total 0.858402 # miss rate for demand accesses -system.cpu7.l1c.overall_miss_rate::cpu7 0.858402 # miss rate for overall accesses -system.cpu7.l1c.overall_miss_rate::total 0.858402 # miss rate for overall accesses -system.cpu7.l1c.ReadReq_avg_miss_latency::cpu7 37088.706140 # average ReadReq miss latency -system.cpu7.l1c.ReadReq_avg_miss_latency::total 37088.706140 # average ReadReq miss latency -system.cpu7.l1c.WriteReq_avg_miss_latency::cpu7 47355.473924 # average WriteReq miss latency -system.cpu7.l1c.WriteReq_avg_miss_latency::total 47355.473924 # average WriteReq miss latency -system.cpu7.l1c.demand_avg_miss_latency::cpu7 41081.078440 # average overall miss latency -system.cpu7.l1c.demand_avg_miss_latency::total 41081.078440 # average overall miss latency -system.cpu7.l1c.overall_avg_miss_latency::cpu7 41081.078440 # average overall miss latency -system.cpu7.l1c.overall_avg_miss_latency::total 41081.078440 # average overall miss latency -system.cpu7.l1c.blocked_cycles::no_mshrs 1437300 # number of cycles access was blocked +system.cpu7.l1c.occ_blocks::cpu7 393.496696 # Average occupied blocks per requestor +system.cpu7.l1c.occ_percent::cpu7 0.768548 # Average percentage of cache occupancy +system.cpu7.l1c.occ_percent::total 0.768548 # Average percentage of cache occupancy +system.cpu7.l1c.ReadReq_hits::cpu7 8670 # number of ReadReq hits +system.cpu7.l1c.ReadReq_hits::total 8670 # number of ReadReq hits +system.cpu7.l1c.WriteReq_hits::cpu7 1128 # number of WriteReq hits +system.cpu7.l1c.WriteReq_hits::total 1128 # number of WriteReq hits +system.cpu7.l1c.demand_hits::cpu7 9798 # number of demand (read+write) hits +system.cpu7.l1c.demand_hits::total 9798 # number of demand (read+write) hits +system.cpu7.l1c.overall_hits::cpu7 9798 # number of overall hits +system.cpu7.l1c.overall_hits::total 9798 # number of overall hits +system.cpu7.l1c.ReadReq_misses::cpu7 35926 # number of ReadReq misses +system.cpu7.l1c.ReadReq_misses::total 35926 # number of ReadReq misses +system.cpu7.l1c.WriteReq_misses::cpu7 23139 # number of WriteReq misses +system.cpu7.l1c.WriteReq_misses::total 23139 # number of WriteReq misses +system.cpu7.l1c.demand_misses::cpu7 59065 # number of demand (read+write) misses +system.cpu7.l1c.demand_misses::total 59065 # number of demand (read+write) misses +system.cpu7.l1c.overall_misses::cpu7 59065 # number of overall misses +system.cpu7.l1c.overall_misses::total 59065 # number of overall misses +system.cpu7.l1c.ReadReq_miss_latency::cpu7 933337082 # number of ReadReq miss cycles +system.cpu7.l1c.ReadReq_miss_latency::total 933337082 # number of ReadReq miss cycles +system.cpu7.l1c.WriteReq_miss_latency::cpu7 860844547 # number of WriteReq miss cycles +system.cpu7.l1c.WriteReq_miss_latency::total 860844547 # number of WriteReq miss cycles +system.cpu7.l1c.demand_miss_latency::cpu7 1794181629 # number of demand (read+write) miss cycles +system.cpu7.l1c.demand_miss_latency::total 1794181629 # number of demand (read+write) miss cycles +system.cpu7.l1c.overall_miss_latency::cpu7 1794181629 # number of overall miss cycles +system.cpu7.l1c.overall_miss_latency::total 1794181629 # number of overall miss cycles +system.cpu7.l1c.ReadReq_accesses::cpu7 44596 # number of ReadReq accesses(hits+misses) +system.cpu7.l1c.ReadReq_accesses::total 44596 # number of ReadReq accesses(hits+misses) +system.cpu7.l1c.WriteReq_accesses::cpu7 24267 # number of WriteReq accesses(hits+misses) +system.cpu7.l1c.WriteReq_accesses::total 24267 # number of WriteReq accesses(hits+misses) +system.cpu7.l1c.demand_accesses::cpu7 68863 # number of demand (read+write) accesses +system.cpu7.l1c.demand_accesses::total 68863 # number of demand (read+write) accesses +system.cpu7.l1c.overall_accesses::cpu7 68863 # number of overall (read+write) accesses +system.cpu7.l1c.overall_accesses::total 68863 # number of overall (read+write) accesses +system.cpu7.l1c.ReadReq_miss_rate::cpu7 0.805588 # miss rate for ReadReq accesses +system.cpu7.l1c.ReadReq_miss_rate::total 0.805588 # miss rate for ReadReq accesses +system.cpu7.l1c.WriteReq_miss_rate::cpu7 0.953517 # miss rate for WriteReq accesses +system.cpu7.l1c.WriteReq_miss_rate::total 0.953517 # miss rate for WriteReq accesses +system.cpu7.l1c.demand_miss_rate::cpu7 0.857717 # miss rate for demand accesses +system.cpu7.l1c.demand_miss_rate::total 0.857717 # miss rate for demand accesses +system.cpu7.l1c.overall_miss_rate::cpu7 0.857717 # miss rate for overall accesses +system.cpu7.l1c.overall_miss_rate::total 0.857717 # miss rate for overall accesses +system.cpu7.l1c.ReadReq_avg_miss_latency::cpu7 25979.432222 # average ReadReq miss latency +system.cpu7.l1c.ReadReq_avg_miss_latency::total 25979.432222 # average ReadReq miss latency +system.cpu7.l1c.WriteReq_avg_miss_latency::cpu7 37203.187130 # average WriteReq miss latency +system.cpu7.l1c.WriteReq_avg_miss_latency::total 37203.187130 # average WriteReq miss latency +system.cpu7.l1c.demand_avg_miss_latency::cpu7 30376.392601 # average overall miss latency +system.cpu7.l1c.demand_avg_miss_latency::total 30376.392601 # average overall miss latency +system.cpu7.l1c.overall_avg_miss_latency::cpu7 30376.392601 # average overall miss latency +system.cpu7.l1c.overall_avg_miss_latency::total 30376.392601 # average overall miss latency +system.cpu7.l1c.blocked_cycles::no_mshrs 1011426 # number of cycles access was blocked system.cpu7.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu7.l1c.blocked::no_mshrs 67375 # number of cycles access was blocked +system.cpu7.l1c.blocked::no_mshrs 62031 # number of cycles access was blocked system.cpu7.l1c.blocked::no_targets 0 # number of cycles access was blocked -system.cpu7.l1c.avg_blocked_cycles::no_mshrs 21.332839 # average number of cycles each access was blocked +system.cpu7.l1c.avg_blocked_cycles::no_mshrs 16.305170 # average number of cycles each access was blocked system.cpu7.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu7.l1c.fast_writes 0 # number of fast writes performed system.cpu7.l1c.cache_copies 0 # number of cache copies performed -system.cpu7.l1c.writebacks::writebacks 9656 # number of writebacks -system.cpu7.l1c.writebacks::total 9656 # number of writebacks -system.cpu7.l1c.ReadReq_mshr_misses::cpu7 36252 # number of ReadReq MSHR misses -system.cpu7.l1c.ReadReq_mshr_misses::total 36252 # number of ReadReq MSHR misses -system.cpu7.l1c.WriteReq_mshr_misses::cpu7 23067 # number of WriteReq MSHR misses -system.cpu7.l1c.WriteReq_mshr_misses::total 23067 # number of WriteReq MSHR misses -system.cpu7.l1c.demand_mshr_misses::cpu7 59319 # number of demand (read+write) MSHR misses -system.cpu7.l1c.demand_mshr_misses::total 59319 # number of demand (read+write) MSHR misses -system.cpu7.l1c.overall_mshr_misses::cpu7 59319 # number of overall MSHR misses -system.cpu7.l1c.overall_mshr_misses::total 59319 # number of overall MSHR misses -system.cpu7.l1c.ReadReq_mshr_miss_latency::cpu7 1272035775 # number of ReadReq MSHR miss cycles -system.cpu7.l1c.ReadReq_mshr_miss_latency::total 1272035775 # number of ReadReq MSHR miss cycles -system.cpu7.l1c.WriteReq_mshr_miss_latency::cpu7 1046218717 # number of WriteReq MSHR miss cycles -system.cpu7.l1c.WriteReq_mshr_miss_latency::total 1046218717 # number of WriteReq MSHR miss cycles -system.cpu7.l1c.demand_mshr_miss_latency::cpu7 2318254492 # number of demand (read+write) MSHR miss cycles -system.cpu7.l1c.demand_mshr_miss_latency::total 2318254492 # number of demand (read+write) MSHR miss cycles -system.cpu7.l1c.overall_mshr_miss_latency::cpu7 2318254492 # number of overall MSHR miss cycles -system.cpu7.l1c.overall_mshr_miss_latency::total 2318254492 # number of overall MSHR miss cycles -system.cpu7.l1c.ReadReq_mshr_uncacheable_latency::cpu7 709343608 # number of ReadReq MSHR uncacheable cycles -system.cpu7.l1c.ReadReq_mshr_uncacheable_latency::total 709343608 # number of ReadReq MSHR uncacheable cycles -system.cpu7.l1c.WriteReq_mshr_uncacheable_latency::cpu7 432591529 # number of WriteReq MSHR uncacheable cycles -system.cpu7.l1c.WriteReq_mshr_uncacheable_latency::total 432591529 # number of WriteReq MSHR uncacheable cycles -system.cpu7.l1c.overall_mshr_uncacheable_latency::cpu7 1141935137 # number of overall MSHR uncacheable cycles -system.cpu7.l1c.overall_mshr_uncacheable_latency::total 1141935137 # number of overall MSHR uncacheable cycles -system.cpu7.l1c.ReadReq_mshr_miss_rate::cpu7 0.807250 # mshr miss rate for ReadReq accesses -system.cpu7.l1c.ReadReq_mshr_miss_rate::total 0.807250 # mshr miss rate for ReadReq accesses -system.cpu7.l1c.WriteReq_mshr_miss_rate::cpu7 0.953339 # mshr miss rate for WriteReq accesses -system.cpu7.l1c.WriteReq_mshr_miss_rate::total 0.953339 # mshr miss rate for WriteReq accesses -system.cpu7.l1c.demand_mshr_miss_rate::cpu7 0.858402 # mshr miss rate for demand accesses -system.cpu7.l1c.demand_mshr_miss_rate::total 0.858402 # mshr miss rate for demand accesses -system.cpu7.l1c.overall_mshr_miss_rate::cpu7 0.858402 # mshr miss rate for overall accesses -system.cpu7.l1c.overall_mshr_miss_rate::total 0.858402 # mshr miss rate for overall accesses -system.cpu7.l1c.ReadReq_avg_mshr_miss_latency::cpu7 35088.706140 # average ReadReq mshr miss latency -system.cpu7.l1c.ReadReq_avg_mshr_miss_latency::total 35088.706140 # average ReadReq mshr miss latency -system.cpu7.l1c.WriteReq_avg_mshr_miss_latency::cpu7 45355.647332 # average WriteReq mshr miss latency -system.cpu7.l1c.WriteReq_avg_mshr_miss_latency::total 45355.647332 # average WriteReq mshr miss latency -system.cpu7.l1c.demand_avg_mshr_miss_latency::cpu7 39081.145872 # average overall mshr miss latency -system.cpu7.l1c.demand_avg_mshr_miss_latency::total 39081.145872 # average overall mshr miss latency -system.cpu7.l1c.overall_avg_mshr_miss_latency::cpu7 39081.145872 # average overall mshr miss latency -system.cpu7.l1c.overall_avg_mshr_miss_latency::total 39081.145872 # average overall mshr miss latency +system.cpu7.l1c.writebacks::writebacks 9494 # number of writebacks +system.cpu7.l1c.writebacks::total 9494 # number of writebacks +system.cpu7.l1c.ReadReq_mshr_misses::cpu7 35926 # number of ReadReq MSHR misses +system.cpu7.l1c.ReadReq_mshr_misses::total 35926 # number of ReadReq MSHR misses +system.cpu7.l1c.WriteReq_mshr_misses::cpu7 23139 # number of WriteReq MSHR misses +system.cpu7.l1c.WriteReq_mshr_misses::total 23139 # number of WriteReq MSHR misses +system.cpu7.l1c.demand_mshr_misses::cpu7 59065 # number of demand (read+write) MSHR misses +system.cpu7.l1c.demand_mshr_misses::total 59065 # number of demand (read+write) MSHR misses +system.cpu7.l1c.overall_mshr_misses::cpu7 59065 # number of overall MSHR misses +system.cpu7.l1c.overall_mshr_misses::total 59065 # number of overall MSHR misses +system.cpu7.l1c.ReadReq_mshr_miss_latency::cpu7 859043599 # number of ReadReq MSHR miss cycles +system.cpu7.l1c.ReadReq_mshr_miss_latency::total 859043599 # number of ReadReq MSHR miss cycles +system.cpu7.l1c.WriteReq_mshr_miss_latency::cpu7 813252475 # number of WriteReq MSHR miss cycles +system.cpu7.l1c.WriteReq_mshr_miss_latency::total 813252475 # number of WriteReq MSHR miss cycles +system.cpu7.l1c.demand_mshr_miss_latency::cpu7 1672296074 # number of demand (read+write) MSHR miss cycles +system.cpu7.l1c.demand_mshr_miss_latency::total 1672296074 # number of demand (read+write) MSHR miss cycles +system.cpu7.l1c.overall_mshr_miss_latency::cpu7 1672296074 # number of overall MSHR miss cycles +system.cpu7.l1c.overall_mshr_miss_latency::total 1672296074 # number of overall MSHR miss cycles +system.cpu7.l1c.ReadReq_mshr_uncacheable_latency::cpu7 693959592 # number of ReadReq MSHR uncacheable cycles +system.cpu7.l1c.ReadReq_mshr_uncacheable_latency::total 693959592 # number of ReadReq MSHR uncacheable cycles +system.cpu7.l1c.WriteReq_mshr_uncacheable_latency::cpu7 1654672592 # number of WriteReq MSHR uncacheable cycles +system.cpu7.l1c.WriteReq_mshr_uncacheable_latency::total 1654672592 # number of WriteReq MSHR uncacheable cycles +system.cpu7.l1c.overall_mshr_uncacheable_latency::cpu7 2348632184 # number of overall MSHR uncacheable cycles +system.cpu7.l1c.overall_mshr_uncacheable_latency::total 2348632184 # number of overall MSHR uncacheable cycles +system.cpu7.l1c.ReadReq_mshr_miss_rate::cpu7 0.805588 # mshr miss rate for ReadReq accesses +system.cpu7.l1c.ReadReq_mshr_miss_rate::total 0.805588 # mshr miss rate for ReadReq accesses +system.cpu7.l1c.WriteReq_mshr_miss_rate::cpu7 0.953517 # mshr miss rate for WriteReq accesses +system.cpu7.l1c.WriteReq_mshr_miss_rate::total 0.953517 # mshr miss rate for WriteReq accesses +system.cpu7.l1c.demand_mshr_miss_rate::cpu7 0.857717 # mshr miss rate for demand accesses +system.cpu7.l1c.demand_mshr_miss_rate::total 0.857717 # mshr miss rate for demand accesses +system.cpu7.l1c.overall_mshr_miss_rate::cpu7 0.857717 # mshr miss rate for overall accesses +system.cpu7.l1c.overall_mshr_miss_rate::total 0.857717 # mshr miss rate for overall accesses +system.cpu7.l1c.ReadReq_avg_mshr_miss_latency::cpu7 23911.473557 # average ReadReq mshr miss latency +system.cpu7.l1c.ReadReq_avg_mshr_miss_latency::total 23911.473557 # average ReadReq mshr miss latency +system.cpu7.l1c.WriteReq_avg_mshr_miss_latency::cpu7 35146.396776 # average WriteReq mshr miss latency +system.cpu7.l1c.WriteReq_avg_mshr_miss_latency::total 35146.396776 # average WriteReq mshr miss latency +system.cpu7.l1c.demand_avg_mshr_miss_latency::cpu7 28312.809176 # average overall mshr miss latency +system.cpu7.l1c.demand_avg_mshr_miss_latency::total 28312.809176 # average overall mshr miss latency +system.cpu7.l1c.overall_avg_mshr_miss_latency::cpu7 28312.809176 # average overall mshr miss latency +system.cpu7.l1c.overall_avg_mshr_miss_latency::total 28312.809176 # average overall mshr miss latency system.cpu7.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu7 inf # average ReadReq mshr uncacheable latency system.cpu7.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu7.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu7 inf # average WriteReq mshr uncacheable latency |