summaryrefslogtreecommitdiff
path: root/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt')
-rw-r--r--tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
index 992da2d61..ae3fac096 100644
--- a/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.128202 # Nu
sim_ticks 128202163500 # Number of ticks simulated
final_tick 128202163500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 621865 # Simulator instruction rate (inst/s)
-host_op_rate 793946 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1132872219 # Simulator tick rate (ticks/s)
-host_mem_usage 278756 # Number of bytes of host memory used
-host_seconds 113.17 # Real time elapsed on the host
+host_inst_rate 1220543 # Simulator instruction rate (inst/s)
+host_op_rate 1558290 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2223504943 # Simulator tick rate (ticks/s)
+host_mem_usage 279580 # Number of bytes of host memory used
+host_seconds 57.66 # Real time elapsed on the host
sim_insts 70373651 # Number of instructions simulated
sim_ops 89847385 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -194,7 +194,9 @@ system.cpu.op_class::FloatAdd 0 0.00% 52.12% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 52.12% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 52.12% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 52.12% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 52.12% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 52.12% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 52.12% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 52.12% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 52.12% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 52.12% # Class of executed instruction
@@ -216,8 +218,10 @@ system.cpu.op_class::SimdFloatMisc 7 0.00% 52.12% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 52.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 52.12% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 52.12% # Class of executed instruction
-system.cpu.op_class::MemRead 22866262 25.21% 77.33% # Class of executed instruction
-system.cpu.op_class::MemWrite 20555739 22.67% 100.00% # Class of executed instruction
+system.cpu.op_class::MemRead 22866242 25.21% 77.33% # Class of executed instruction
+system.cpu.op_class::MemWrite 20555707 22.67% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 20 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 32 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 90690106 # Class of executed instruction