summaryrefslogtreecommitdiff
path: root/tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt')
-rw-r--r--tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt b/tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
index 3cc7eb188..6cb5528ee 100644
--- a/tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.068149 # Nu
sim_ticks 68148677000 # Number of ticks simulated
final_tick 68148677000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2595314 # Simulator instruction rate (inst/s)
-host_op_rate 2628918 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1315986019 # Simulator tick rate (ticks/s)
-host_mem_usage 250608 # Number of bytes of host memory used
-host_seconds 51.79 # Real time elapsed on the host
+host_inst_rate 2768800 # Simulator instruction rate (inst/s)
+host_op_rate 2804650 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1403953412 # Simulator tick rate (ticks/s)
+host_mem_usage 249976 # Number of bytes of host memory used
+host_seconds 48.54 # Real time elapsed on the host
sim_insts 134398959 # Number of instructions simulated
sim_ops 136139187 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -73,7 +73,9 @@ system.cpu.op_class::FloatAdd 325584 0.24% 57.31% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 57.31% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 57.31% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 57.31% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 57.31% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 57.31% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 57.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 57.31% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 57.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 57.31% # Class of executed instruction
@@ -95,8 +97,10 @@ system.cpu.op_class::SimdFloatMisc 0 0.00% 57.31% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 57.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 57.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 57.31% # Class of executed instruction
-system.cpu.op_class::MemRead 37296718 27.36% 84.68% # Class of executed instruction
-system.cpu.op_class::MemWrite 20884397 15.32% 100.00% # Class of executed instruction
+system.cpu.op_class::MemRead 37046611 27.18% 84.49% # Class of executed instruction
+system.cpu.op_class::MemWrite 19133112 14.04% 98.53% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 250107 0.18% 98.72% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 1751285 1.28% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 136293808 # Class of executed instruction