summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-dram/simout
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-dram/simout')
-rwxr-xr-xtests/quick/se/70.tgen/ref/arm/linux/tgen-simple-dram/simout10
1 files changed, 10 insertions, 0 deletions
diff --git a/tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-dram/simout b/tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-dram/simout
new file mode 100755
index 000000000..d1faa751a
--- /dev/null
+++ b/tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-dram/simout
@@ -0,0 +1,10 @@
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled Aug 6 2012 15:52:45
+gem5 started Aug 6 2012 15:56:03
+gem5 executing on 61f1f4j
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/70.tgen/arm/linux/tgen-simple-dram -re tests/run.py build/ARM/tests/opt/quick/se/70.tgen/arm/linux/tgen-simple-dram
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+Exiting @ tick 300940000 because Done