summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout')
-rwxr-xr-xtests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout9
1 files changed, 4 insertions, 5 deletions
diff --git a/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout b/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout
index 160888b39..7caa3525a 100755
--- a/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout
+++ b/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout
@@ -3,11 +3,10 @@ Redirecting stderr to build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Oct 13 2016 20:37:50
-gem5 started Oct 13 2016 20:38:05
-gem5 executing on e108600-lin, pid 342
-command line: /work/curdun01/gem5-external.hg/build/NULL/gem5.opt -d build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/70.tgen/null/none/tgen-dram-ctrl
+gem5 compiled Nov 15 2017 18:28:23
+gem5 started Nov 15 2017 18:28:28
+gem5 executing on e108600-lin, pid 19888
+command line: /work/andsan01/outgoing/gem5/build/NULL/gem5.opt -d build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl --stats-file 'text://stats.txt?desc=False' -re /work/andsan01/outgoing/gem5/tests/testing/../run.py quick/se/70.tgen/null/none/tgen-dram-ctrl
Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0. Starting simulation...
Exiting @ tick 100000000000 because simulate() limit reached