summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/config.ini
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/config.ini')
-rw-r--r--tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/config.ini17
1 files changed, 16 insertions, 1 deletions
diff --git a/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/config.ini b/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/config.ini
index 1932695fb..bda575e80 100644
--- a/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/config.ini
+++ b/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/config.ini
@@ -10,14 +10,16 @@ time_sync_spin_threshold=100000000
[system]
type=System
-children=clk_domain cpu membus monitor physmem
+children=clk_domain cpu dvfs_handler membus monitor physmem
boot_osflags=a
cache_line_size=64
clk_domain=system.clk_domain
eventq_index=0
init_param=0
kernel=
+kernel_addr_check=true
load_addr_mask=1099511627775
+load_offset=0
mem_mode=timing
mem_ranges=
memories=system.physmem
@@ -37,7 +39,9 @@ system_port=system.membus.slave[1]
type=SrcClockDomain
children=voltage_domain
clock=1000
+domain_id=-1
eventq_index=0
+init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain
[system.clk_domain.voltage_domain]
@@ -54,6 +58,14 @@ eventq_index=0
system=system
port=system.monitor.slave
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
[system.membus]
type=NoncoherentBus
clk_domain=system.clk_domain
@@ -83,6 +95,9 @@ latency_bins=20
outstanding_bins=20
read_addr_mask=18446744073709551615
sample_period=1000000000
+system=system
+trace_compress=true
+trace_enable=true
trace_file=monitor.ptrc.gz
transaction_bins=20
write_addr_mask=18446744073709551615