summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt')
-rw-r--r--tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt b/tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
index d03b1694b..289ea550d 100644
--- a/tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.096723 # Nu
sim_ticks 96722945000 # Number of ticks simulated
final_tick 96722945000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2512744 # Simulator instruction rate (inst/s)
-host_op_rate 2512747 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1256380653 # Simulator tick rate (ticks/s)
-host_mem_usage 246048 # Number of bytes of host memory used
-host_seconds 76.99 # Real time elapsed on the host
+host_inst_rate 2624723 # Simulator instruction rate (inst/s)
+host_op_rate 2624726 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1312370434 # Simulator tick rate (ticks/s)
+host_mem_usage 246444 # Number of bytes of host memory used
+host_seconds 73.70 # Real time elapsed on the host
sim_insts 193444518 # Number of instructions simulated
sim_ops 193444756 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -73,7 +73,9 @@ system.cpu.op_class::FloatAdd 875036 0.45% 60.33% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 60.33% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 60.33% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 60.33% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 60.33% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 60.33% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 60.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 60.33% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 60.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 60.33% # Class of executed instruction
@@ -95,8 +97,10 @@ system.cpu.op_class::SimdFloatMisc 0 0.00% 60.33% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 60.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 60.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 60.33% # Class of executed instruction
-system.cpu.op_class::MemRead 57735103 29.85% 90.18% # Class of executed instruction
-system.cpu.op_class::MemWrite 18998867 9.82% 100.00% # Class of executed instruction
+system.cpu.op_class::MemRead 56837780 29.38% 89.71% # Class of executed instruction
+system.cpu.op_class::MemWrite 18800854 9.72% 99.43% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 897323 0.46% 99.90% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 198013 0.10% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 193445773 # Class of executed instruction