summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.twolf
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/70.twolf')
-rwxr-xr-xtests/quick/se/70.twolf/ref/arm/linux/simple-atomic/simout4
-rw-r--r--tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt12
-rwxr-xr-xtests/quick/se/70.twolf/ref/arm/linux/simple-timing/simout4
-rw-r--r--tests/quick/se/70.twolf/ref/arm/linux/simple-timing/stats.txt12
4 files changed, 16 insertions, 16 deletions
diff --git a/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/simout b/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/simout
index a3aed918d..01f7a2d96 100755
--- a/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/simout
+++ b/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/simout
@@ -1,3 +1,5 @@
+Redirecting stdout to build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-atomic/simout
+Redirecting stderr to build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-atomic/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
@@ -6,8 +8,6 @@ gem5 started Jan 21 2016 14:46:39
gem5 executing on zizzer, pid 20766
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-atomic -re /z/atgutier/gem5/gem5-commit/tests/run.py build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-atomic
-Couldn't unlink build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-atomic/smred.sav
-Couldn't unlink build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-atomic/smred.sv2
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt b/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt
index 99598cd5b..5f1cdd65c 100644
--- a/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.099596 # Nu
sim_ticks 99596491500 # Number of ticks simulated
final_tick 99596491500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1040518 # Simulator instruction rate (inst/s)
-host_op_rate 1096874 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 601401466 # Simulator tick rate (ticks/s)
-host_mem_usage 259948 # Number of bytes of host memory used
-host_seconds 165.61 # Real time elapsed on the host
+host_inst_rate 2176341 # Simulator instruction rate (inst/s)
+host_op_rate 2294214 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1257887009 # Simulator tick rate (ticks/s)
+host_mem_usage 304976 # Number of bytes of host memory used
+host_seconds 79.18 # Real time elapsed on the host
sim_insts 172317410 # Number of instructions simulated
sim_ops 181650342 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -164,7 +164,7 @@ system.cpu.num_func_calls 3545028 # nu
system.cpu.num_conditional_control_insts 32201008 # number of instructions that are conditional controls
system.cpu.num_int_insts 143085668 # number of integer instructions
system.cpu.num_fp_insts 1752310 # number of float instructions
-system.cpu.num_int_register_reads 241970171 # number of times the integer registers were read
+system.cpu.num_int_register_reads 238310719 # number of times the integer registers were read
system.cpu.num_int_register_writes 98192342 # number of times the integer registers were written
system.cpu.num_fp_register_reads 2822225 # number of times the floating registers were read
system.cpu.num_fp_register_writes 2378039 # number of times the floating registers were written
diff --git a/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/simout b/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/simout
index 0a9d1a43d..64f9b8146 100755
--- a/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/simout
+++ b/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/simout
@@ -1,3 +1,5 @@
+Redirecting stdout to build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-timing/simout
+Redirecting stderr to build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
@@ -6,8 +8,6 @@ gem5 started Jan 21 2016 14:46:22
gem5 executing on zizzer, pid 20735
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-timing -re /z/atgutier/gem5/gem5-commit/tests/run.py build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-timing
-Couldn't unlink build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-timing/smred.sav
-Couldn't unlink build/ARM/tests/opt/quick/se/70.twolf/arm/linux/simple-timing/smred.sv2
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
index da877a9a0..84721fe7c 100644
--- a/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.230198 # Nu
sim_ticks 230197694500 # Number of ticks simulated
final_tick 230197694500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 718293 # Simulator instruction rate (inst/s)
-host_op_rate 757262 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 962214385 # Simulator tick rate (ticks/s)
-host_mem_usage 268920 # Number of bytes of host memory used
-host_seconds 239.24 # Real time elapsed on the host
+host_inst_rate 1495549 # Simulator instruction rate (inst/s)
+host_op_rate 1576687 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2003415873 # Simulator tick rate (ticks/s)
+host_mem_usage 314964 # Number of bytes of host memory used
+host_seconds 114.90 # Real time elapsed on the host
sim_insts 171842484 # Number of instructions simulated
sim_ops 181165371 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -158,7 +158,7 @@ system.cpu.num_func_calls 3545028 # nu
system.cpu.num_conditional_control_insts 32201008 # number of instructions that are conditional controls
system.cpu.num_int_insts 143085668 # number of integer instructions
system.cpu.num_fp_insts 1752310 # number of float instructions
-system.cpu.num_int_register_reads 242291225 # number of times the integer registers were read
+system.cpu.num_int_register_reads 238631773 # number of times the integer registers were read
system.cpu.num_int_register_writes 98192342 # number of times the integer registers were written
system.cpu.num_fp_register_reads 2822225 # number of times the floating registers were read
system.cpu.num_fp_register_writes 2378039 # number of times the floating registers were written