summaryrefslogtreecommitdiff
path: root/tests/quick/se
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se')
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini8
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/o3-timing/simerr1
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/o3-timing/simout8
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt348
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-atomic/config.ini12
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/simple-atomic/simerr1
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout6
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt62
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/config.ini2
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats56
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simerr5
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout4
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt42
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing/config.ini46
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/simple-timing/simerr1
-rwxr-xr-xtests/quick/se/00.hello/ref/x86/linux/simple-timing/simout6
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt126
17 files changed, 366 insertions, 368 deletions
diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini
index 85178b3d5..26b2b0376 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini
@@ -30,7 +30,7 @@ system_port=system.membus.slave[0]
[system.cpu]
type=DerivO3CPU
-children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
+children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
@@ -78,7 +78,6 @@ iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=system.cpu.interrupts
-isa=system.cpu.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu.itb
@@ -465,9 +464,6 @@ int_master=system.membus.slave[2]
int_slave=system.membus.master[2]
pio=system.membus.master[1]
-[system.cpu.isa]
-type=X86ISA
-
[system.cpu.itb]
type=X86TLB
children=walker
@@ -528,7 +524,7 @@ egid=100
env=
errout=cerr
euid=100
-executable=/projects/pd/randd/dist/test-progs/hello/bin/x86/linux/hello
+executable=tests/test-progs/hello/bin/x86/linux/hello
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simerr b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simerr
index ac4ad20a5..f5691fd64 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simerr
+++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simerr
@@ -1,4 +1,3 @@
warn: Sockets disabled, not accepting gdb connections
-warn: instruction 'fnstcw_Mw' unimplemented
warn: instruction 'fldcw_Mw' unimplemented
hack: be nice to actually delete the event here
diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout
index c8ef0214a..894b4b41a 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout
@@ -1,9 +1,11 @@
+Redirecting stdout to build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing/simout
+Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Oct 30 2012 11:14:29
-gem5 started Oct 30 2012 16:15:47
-gem5 executing on u200540-lin
+gem5 compiled Dec 30 2012 00:35:18
+gem5 started Dec 30 2012 01:12:54
+gem5 executing on ribera.cs.wisc.edu
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
index e6a1ad3f3..f54c83934 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
@@ -4,13 +4,13 @@ sim_seconds 0.000015 # Nu
sim_ticks 15014000 # Number of ticks simulated
final_tick 15014000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 32657 # Simulator instruction rate (inst/s)
-host_op_rate 59148 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 91121721 # Simulator tick rate (ticks/s)
-host_mem_usage 223384 # Number of bytes of host memory used
-host_seconds 0.16 # Real time elapsed on the host
+host_inst_rate 27939 # Simulator instruction rate (inst/s)
+host_op_rate 50607 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 77954156 # Simulator tick rate (ticks/s)
+host_mem_usage 273052 # Number of bytes of host memory used
+host_seconds 0.19 # Real time elapsed on the host
sim_insts 5380 # Number of instructions simulated
-sim_ops 9745 # Number of ops (including micro ops) simulated
+sim_ops 9746 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 19392 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 9344 # Number of bytes read from this memory
system.physmem.bytes_read::total 28736 # Number of bytes read from this memory
@@ -210,16 +210,16 @@ system.cpu.fetch.IcacheWaitRetryStallCycles 18 #
system.cpu.fetch.CacheLines 1880 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 287 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 18583 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean 1.378572 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev 2.879282 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean 1.378787 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev 2.879591 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 14745 79.35% 79.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 189 1.02% 80.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 157 0.84% 81.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 193 1.04% 82.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 162 0.87% 83.12% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5 175 0.94% 84.06% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6 261 1.40% 85.47% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5 171 0.92% 84.04% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6 265 1.43% 85.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 161 0.87% 86.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 2540 13.67% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
@@ -233,44 +233,44 @@ system.cpu.decode.BlockedCycles 3616 # Nu
system.cpu.decode.RunCycles 3547 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 135 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1830 # Number of cycles decode is squashing
-system.cpu.decode.DecodedInsts 24449 # Number of instructions handled by decode
+system.cpu.decode.DecodedInsts 24452 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 1830 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 9798 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 2386 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 485 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 3325 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 759 # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts 22967 # Number of instructions processed by rename
+system.cpu.rename.RenamedInsts 22970 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 7 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 39 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 640 # Number of times rename has blocked due to LSQ full
-system.cpu.rename.RenamedOperands 25104 # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups 55188 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 55172 # Number of integer rename lookups
+system.cpu.rename.RenamedOperands 25107 # Number of destination operands rename has renamed
+system.cpu.rename.RenameLookups 55203 # Number of register rename lookups that rename has made
+system.cpu.rename.int_rename_lookups 55187 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups
-system.cpu.rename.CommittedMaps 11060 # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps 14044 # Number of HB maps that are undone due to squashing
+system.cpu.rename.CommittedMaps 11061 # Number of HB maps that are committed
+system.cpu.rename.UndoneMaps 14046 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 31 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 31 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 2021 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 2205 # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores 1755 # Number of stores inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores 1757 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 11 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 7 # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded 20454 # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded 37 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued 17349 # Number of instructions issued
+system.cpu.iq.iqInstsAdded 20458 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqNonSpecInstsAdded 35 # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqInstsIssued 17350 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 213 # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined 9974 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined 13873 # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved 24 # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedInstsExamined 9975 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedOperandsExamined 13877 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.iqSquashedNonSpecRemoved 23 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 18583 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean 0.933595 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev 1.794406 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 0.933649 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 1.794423 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 13202 71.04% 71.04% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1 1386 7.46% 78.50% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2 1042 5.61% 84.11% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 1385 7.45% 78.50% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 1043 5.61% 84.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 691 3.72% 87.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 742 3.99% 91.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 623 3.35% 95.17% # Number of insts issued each cycle
@@ -315,8 +315,8 @@ system.cpu.iq.fu_full::MemRead 19 10.67% 88.20% # at
system.cpu.iq.fu_full::MemWrite 21 11.80% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass 5 0.03% 0.03% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu 13962 80.48% 80.51% # Type of FU issued
+system.cpu.iq.FU_type_0::No_OpClass 4 0.02% 0.02% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 13964 80.48% 80.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 80.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 80.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 80.51% # Type of FU issued
@@ -345,28 +345,28 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 80.51% # Ty
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 80.51% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead 1900 10.95% 91.46% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite 1482 8.54% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 1899 10.95% 91.45% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 1483 8.55% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total 17349 # Type of FU issued
-system.cpu.iq.rate 0.577742 # Inst issue rate
+system.cpu.iq.FU_type_0::total 17350 # Type of FU issued
+system.cpu.iq.rate 0.577775 # Inst issue rate
system.cpu.iq.fu_busy_cnt 178 # FU busy when requested
-system.cpu.iq.fu_busy_rate 0.010260 # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads 53664 # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes 30472 # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses 16003 # Number of integer instruction queue wakeup accesses
+system.cpu.iq.fu_busy_rate 0.010259 # FU busy rate (busy events/executed inst)
+system.cpu.iq.int_inst_queue_reads 53666 # Number of integer instruction queue reads
+system.cpu.iq.int_inst_queue_writes 30475 # Number of integer instruction queue writes
+system.cpu.iq.int_inst_queue_wakeup_accesses 16004 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 8 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 4 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 4 # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses 17518 # Number of integer alu accesses
+system.cpu.iq.int_alu_accesses 17520 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 4 # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads 157 # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread0.forwLoads 158 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 1153 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 13 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 12 # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores 821 # Number of stores squashed
+system.cpu.iew.lsq.thread0.squashedStores 822 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
@@ -375,44 +375,44 @@ system.cpu.iew.iewIdleCycles 0 # Nu
system.cpu.iew.iewSquashCycles 1830 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1703 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 33 # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts 20491 # Number of instructions dispatched to IQ
+system.cpu.iew.iewDispatchedInsts 20493 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 33 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 2205 # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts 1755 # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts 33 # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispStoreInsts 1757 # Number of dispatched store instructions
+system.cpu.iew.iewDispNonSpecInsts 31 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 3 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 12 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 56 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 601 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 657 # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts 16425 # Number of executed instructions
+system.cpu.iew.iewExecutedInsts 16426 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 1777 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 924 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
-system.cpu.iew.exec_refs 3140 # number of memory reference insts executed
+system.cpu.iew.exec_refs 3141 # number of memory reference insts executed
system.cpu.iew.exec_branches 1630 # Number of branches executed
-system.cpu.iew.exec_stores 1363 # Number of stores executed
-system.cpu.iew.exec_rate 0.546971 # Inst execution rate
-system.cpu.iew.wb_sent 16197 # cumulative count of insts sent to commit
-system.cpu.iew.wb_count 16007 # cumulative count of insts written-back
-system.cpu.iew.wb_producers 10178 # num instructions producing a value
-system.cpu.iew.wb_consumers 15727 # num instructions consuming a value
+system.cpu.iew.exec_stores 1364 # Number of stores executed
+system.cpu.iew.exec_rate 0.547005 # Inst execution rate
+system.cpu.iew.wb_sent 16198 # cumulative count of insts sent to commit
+system.cpu.iew.wb_count 16008 # cumulative count of insts written-back
+system.cpu.iew.wb_producers 10179 # num instructions producing a value
+system.cpu.iew.wb_consumers 15729 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
-system.cpu.iew.wb_rate 0.533051 # insts written-back per cycle
-system.cpu.iew.wb_fanout 0.647167 # average fanout of values written-back
+system.cpu.iew.wb_rate 0.533085 # insts written-back per cycle
+system.cpu.iew.wb_fanout 0.647149 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.commit.commitSquashedInsts 10745 # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls 13 # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts 10746 # The number of squashed insts skipped by commit
+system.cpu.commit.commitNonSpecStalls 12 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 566 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 16753 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean 0.581687 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev 1.458321 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 0.581747 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 1.458276 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0 13226 78.95% 78.95% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1 1316 7.86% 86.80% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2 596 3.56% 90.36% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 13224 78.94% 78.94% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 1319 7.87% 86.81% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 595 3.55% 90.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 710 4.24% 94.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 351 2.10% 96.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 138 0.82% 97.52% # Number of insts commited each cycle
@@ -424,32 +424,32 @@ system.cpu.commit.committed_per_cycle::min_value 0
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 16753 # Number of insts commited each cycle
system.cpu.commit.committedInsts 5380 # Number of instructions committed
-system.cpu.commit.committedOps 9745 # Number of ops (including micro ops) committed
+system.cpu.commit.committedOps 9746 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
-system.cpu.commit.refs 1986 # Number of memory references committed
+system.cpu.commit.refs 1987 # Number of memory references committed
system.cpu.commit.loads 1052 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 1208 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
-system.cpu.commit.int_insts 9650 # Number of committed integer instructions.
+system.cpu.commit.int_insts 9652 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 221 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.rob.rob_reads 37022 # The number of ROB reads
-system.cpu.rob.rob_writes 42839 # The number of ROB writes
+system.cpu.rob.rob_reads 37024 # The number of ROB reads
+system.cpu.rob.rob_writes 42843 # The number of ROB writes
system.cpu.timesIdled 153 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 11446 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 5380 # Number of Instructions Simulated
-system.cpu.committedOps 9745 # Number of Ops (including micro ops) Simulated
+system.cpu.committedOps 9746 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 5380 # Number of Instructions Simulated
system.cpu.cpi 5.581599 # CPI: Cycles Per Instruction
system.cpu.cpi_total 5.581599 # CPI: Total CPI of All Threads
system.cpu.ipc 0.179160 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.179160 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 28874 # number of integer regfile reads
-system.cpu.int_regfile_writes 17232 # number of integer regfile writes
+system.cpu.int_regfile_reads 28877 # number of integer regfile reads
+system.cpu.int_regfile_writes 17233 # number of integer regfile writes
system.cpu.fp_regfile_reads 4 # number of floating regfile reads
-system.cpu.misc_regfile_reads 7155 # number of misc regfile reads
+system.cpu.misc_regfile_reads 7157 # number of misc regfile reads
system.cpu.icache.replacements 0 # number of replacements
system.cpu.icache.tagsinuse 144.838361 # Cycle average of tags in use
system.cpu.icache.total_refs 1482 # Total number of references to valid blocks.
@@ -534,6 +534,110 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 50860.197368
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50860.197368 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50860.197368 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.replacements 0 # number of replacements
+system.cpu.dcache.tagsinuse 83.281408 # Cycle average of tags in use
+system.cpu.dcache.total_refs 2284 # Total number of references to valid blocks.
+system.cpu.dcache.sampled_refs 144 # Sample count of references to valid blocks.
+system.cpu.dcache.avg_refs 15.861111 # Average number of references to valid blocks.
+system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.occ_blocks::cpu.data 83.281408 # Average occupied blocks per requestor
+system.cpu.dcache.occ_percent::cpu.data 0.020332 # Average percentage of cache occupancy
+system.cpu.dcache.occ_percent::total 0.020332 # Average percentage of cache occupancy
+system.cpu.dcache.ReadReq_hits::cpu.data 1425 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 1425 # number of ReadReq hits
+system.cpu.dcache.WriteReq_hits::cpu.data 859 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 859 # number of WriteReq hits
+system.cpu.dcache.demand_hits::cpu.data 2284 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 2284 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data 2284 # number of overall hits
+system.cpu.dcache.overall_hits::total 2284 # number of overall hits
+system.cpu.dcache.ReadReq_misses::cpu.data 126 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 126 # number of ReadReq misses
+system.cpu.dcache.WriteReq_misses::cpu.data 76 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 76 # number of WriteReq misses
+system.cpu.dcache.demand_misses::cpu.data 202 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 202 # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::cpu.data 202 # number of overall misses
+system.cpu.dcache.overall_misses::total 202 # number of overall misses
+system.cpu.dcache.ReadReq_miss_latency::cpu.data 6336000 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 6336000 # number of ReadReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::cpu.data 4220500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 4220500 # number of WriteReq miss cycles
+system.cpu.dcache.demand_miss_latency::cpu.data 10556500 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 10556500 # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::cpu.data 10556500 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 10556500 # number of overall miss cycles
+system.cpu.dcache.ReadReq_accesses::cpu.data 1551 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 1551 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::cpu.data 935 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 935 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.demand_accesses::cpu.data 2486 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 2486 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data 2486 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 2486 # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.081238 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.081238 # miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.081283 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.081283 # miss rate for WriteReq accesses
+system.cpu.dcache.demand_miss_rate::cpu.data 0.081255 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.081255 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data 0.081255 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.081255 # miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50285.714286 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 50285.714286 # average ReadReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55532.894737 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 55532.894737 # average WriteReq miss latency
+system.cpu.dcache.demand_avg_miss_latency::cpu.data 52259.900990 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 52259.900990 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::cpu.data 52259.900990 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 52259.900990 # average overall miss latency
+system.cpu.dcache.blocked_cycles::no_mshrs 132 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_mshrs 6 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs 22 # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.ReadReq_mshr_hits::cpu.data 55 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 55 # number of ReadReq MSHR hits
+system.cpu.dcache.demand_mshr_hits::cpu.data 55 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 55 # number of demand (read+write) MSHR hits
+system.cpu.dcache.overall_mshr_hits::cpu.data 55 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 55 # number of overall MSHR hits
+system.cpu.dcache.ReadReq_mshr_misses::cpu.data 71 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 71 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 76 # number of WriteReq MSHR misses
+system.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3735000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 3735000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4068500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 4068500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7803500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 7803500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7803500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 7803500 # number of overall MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045777 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045777 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081283 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081283 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.059131 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.059131 # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.059131 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.059131 # mshr miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52605.633803 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52605.633803 # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53532.894737 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53532.894737 # average WriteReq mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53085.034014 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 53085.034014 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53085.034014 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 53085.034014 # average overall mshr miss latency
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 178.021325 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks.
@@ -659,109 +763,5 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37414.033003
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40633.891156 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38465.853333 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.replacements 0 # number of replacements
-system.cpu.dcache.tagsinuse 83.281408 # Cycle average of tags in use
-system.cpu.dcache.total_refs 2284 # Total number of references to valid blocks.
-system.cpu.dcache.sampled_refs 144 # Sample count of references to valid blocks.
-system.cpu.dcache.avg_refs 15.861111 # Average number of references to valid blocks.
-system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.occ_blocks::cpu.data 83.281408 # Average occupied blocks per requestor
-system.cpu.dcache.occ_percent::cpu.data 0.020332 # Average percentage of cache occupancy
-system.cpu.dcache.occ_percent::total 0.020332 # Average percentage of cache occupancy
-system.cpu.dcache.ReadReq_hits::cpu.data 1426 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 1426 # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data 858 # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total 858 # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data 2284 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 2284 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 2284 # number of overall hits
-system.cpu.dcache.overall_hits::total 2284 # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data 126 # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total 126 # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data 76 # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total 76 # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data 202 # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total 202 # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data 202 # number of overall misses
-system.cpu.dcache.overall_misses::total 202 # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 6336000 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 6336000 # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 4220500 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 4220500 # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 10556500 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 10556500 # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 10556500 # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 10556500 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 1552 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 1552 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data 934 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total 934 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 2486 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 2486 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 2486 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 2486 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.081186 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.081186 # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.081370 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total 0.081370 # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.081255 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.081255 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.081255 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.081255 # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50285.714286 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 50285.714286 # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55532.894737 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 55532.894737 # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 52259.900990 # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 52259.900990 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 52259.900990 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 52259.900990 # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs 132 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs 6 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs 22 # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.dcache.fast_writes 0 # number of fast writes performed
-system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data 55 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total 55 # number of ReadReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data 55 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total 55 # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data 55 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total 55 # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data 71 # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total 71 # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76 # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total 76 # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3735000 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 3735000 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4068500 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total 4068500 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7803500 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 7803500 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7803500 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 7803500 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045747 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045747 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081370 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081370 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.059131 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.059131 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.059131 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.059131 # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52605.633803 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52605.633803 # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53532.894737 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53532.894737 # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53085.034014 # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 53085.034014 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53085.034014 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 53085.034014 # average overall mshr miss latency
-system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/config.ini b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/config.ini
index d417ce700..dd6c42ca1 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/config.ini
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/config.ini
@@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000
type=System
children=cpu membus physmem
boot_osflags=a
-clock=1
+clock=1000
init_param=0
kernel=
load_addr_mask=1099511627775
@@ -68,13 +68,13 @@ walker=system.cpu.dtb.walker
[system.cpu.dtb.walker]
type=X86PagetableWalker
-clock=1
+clock=500
system=system
port=system.membus.slave[4]
[system.cpu.interrupts]
type=X86LocalApic
-clock=1
+clock=500
int_latency=1000
pio_addr=2305843009213693952
pio_latency=100000
@@ -91,7 +91,7 @@ walker=system.cpu.itb.walker
[system.cpu.itb.walker]
type=X86PagetableWalker
-clock=1
+clock=500
system=system
port=system.membus.slave[3]
@@ -129,9 +129,9 @@ slave=system.system_port system.cpu.icache_port system.cpu.dcache_port system.cp
[system.physmem]
type=SimpleMemory
-clock=1
+bandwidth=73.000000
+clock=1000
conf_table_reported=false
-file=
in_addr_map=true
latency=30000
latency_var=0
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simerr b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simerr
index ac4ad20a5..f5691fd64 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simerr
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simerr
@@ -1,4 +1,3 @@
warn: Sockets disabled, not accepting gdb connections
-warn: instruction 'fnstcw_Mw' unimplemented
warn: instruction 'fldcw_Mw' unimplemented
hack: be nice to actually delete the event here
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout
index a8facaf1f..acc9eb28e 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/simout
@@ -3,11 +3,11 @@ Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-ato
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 10 2012 21:50:34
-gem5 started Sep 10 2012 21:50:39
+gem5 compiled Dec 30 2012 00:35:18
+gem5 started Dec 30 2012 01:20:22
gem5 executing on ribera.cs.wisc.edu
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-atomic -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
Hello world!
-Exiting @ tick 5614000 because target called exit()
+Exiting @ tick 5614500 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
index 67f89709c..da7f09764 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
@@ -1,59 +1,59 @@
---------- Begin Simulation Statistics ----------
sim_seconds 0.000006 # Number of seconds simulated
-sim_ticks 5614000 # Number of ticks simulated
-final_tick 5614000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_ticks 5614500 # Number of ticks simulated
+final_tick 5614500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 59958 # Simulator instruction rate (inst/s)
-host_op_rate 108572 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 62528382 # Simulator tick rate (ticks/s)
-host_mem_usage 261084 # Number of bytes of host memory used
-host_seconds 0.09 # Real time elapsed on the host
+host_inst_rate 95396 # Simulator instruction rate (inst/s)
+host_op_rate 172737 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 99466308 # Simulator tick rate (ticks/s)
+host_mem_usage 263448 # Number of bytes of host memory used
+host_seconds 0.06 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
-sim_ops 9746 # Number of ops (including micro ops) simulated
+sim_ops 9747 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 54912 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 7064 # Number of bytes read from this memory
system.physmem.bytes_read::total 61976 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 54912 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 54912 # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data 7110 # Number of bytes written to this memory
-system.physmem.bytes_written::total 7110 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu.data 7112 # Number of bytes written to this memory
+system.physmem.bytes_written::total 7112 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 6864 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1052 # Number of read requests responded to by this memory
system.physmem.num_reads::total 7916 # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data 934 # Number of write requests responded to by this memory
-system.physmem.num_writes::total 934 # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst 9781261133 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 1258282864 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 11039543997 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 9781261133 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 9781261133 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data 1266476665 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 1266476665 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 9781261133 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 2524759530 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 12306020663 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.num_writes::cpu.data 935 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 935 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 9780390061 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1258170808 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 11038560869 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 9780390061 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 9780390061 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1266720100 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1266720100 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 9780390061 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2524890907 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 12305280969 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 11 # Number of system calls
-system.cpu.numCycles 11229 # number of cpu cycles simulated
+system.cpu.numCycles 11230 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 5381 # Number of instructions committed
-system.cpu.committedOps 9746 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 9651 # Number of integer alu accesses
+system.cpu.committedOps 9747 # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses 9653 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 0 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 899 # number of instructions that are conditional controls
-system.cpu.num_int_insts 9651 # number of integer instructions
+system.cpu.num_int_insts 9653 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
-system.cpu.num_int_register_reads 24812 # number of times the integer registers were read
-system.cpu.num_int_register_writes 11060 # number of times the integer registers were written
+system.cpu.num_int_register_reads 24817 # number of times the integer registers were read
+system.cpu.num_int_register_writes 11061 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
-system.cpu.num_mem_refs 1986 # number of memory refs
+system.cpu.num_mem_refs 1987 # number of memory refs
system.cpu.num_load_insts 1052 # Number of load instructions
-system.cpu.num_store_insts 934 # Number of store instructions
+system.cpu.num_store_insts 935 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 11229 # Number of busy cycles
+system.cpu.num_busy_cycles 11230 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/config.ini b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/config.ini
index d97af8c71..33bd11300 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/config.ini
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/config.ini
@@ -130,7 +130,7 @@ version=0
[system.dir_cntrl0.directory]
type=RubyDirectoryMemory
map_levels=4
-numa_high_bit=6
+numa_high_bit=5
size=134217728
use_map=false
version=0
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats
index 5f61ae7e1..87c404fd6 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats
@@ -1,4 +1,4 @@
-Real time: Sep/10/2012 21:50:40
+Real time: Dec/30/2012 01:12:43
Profiler Stats
--------------
@@ -7,18 +7,18 @@ Elapsed_time_in_minutes: 0
Elapsed_time_in_hours: 0
Elapsed_time_in_days: 0
-Virtual_time_in_seconds: 0.48
-Virtual_time_in_minutes: 0.008
-Virtual_time_in_hours: 0.000133333
-Virtual_time_in_days: 5.55556e-06
+Virtual_time_in_seconds: 0.51
+Virtual_time_in_minutes: 0.0085
+Virtual_time_in_hours: 0.000141667
+Virtual_time_in_days: 5.90278e-06
Ruby_current_time: 121759
Ruby_start_time: 0
Ruby_cycles: 121759
-mbytes_resident: 57.9453
-mbytes_total: 275.082
-resident_ratio: 0.210662
+mbytes_resident: 60.1836
+mbytes_total: 277.391
+resident_ratio: 0.217006
ruby_cycles_executed: [ 121760 ]
@@ -29,17 +29,17 @@ Directory-0:0
Busy Bank Count:0
-sequencer_requests_outstanding: [binsize: 1 max: 1 count: 8851 average: 1 | standard deviation: 0 | 0 8851 ]
+sequencer_requests_outstanding: [binsize: 1 max: 1 count: 8852 average: 1 | standard deviation: 0 | 0 8852 ]
All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
-miss_latency: [binsize: 1 max: 125 count: 8850 average: 12.7581 | standard deviation: 22.8706 | 0 0 0 7473 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 10 4 314 433 491 10 7 5 9 5 11 0 1 0 1 0 0 0 1 1 0 0 1 0 0 2 0 0 0 9 16 40 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
+miss_latency: [binsize: 1 max: 125 count: 8851 average: 12.7565 | standard deviation: 22.8681 | 0 0 0 7474 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 10 4 313 433 492 10 6 5 9 6 11 0 1 1 1 0 0 0 1 1 0 0 1 0 0 1 0 0 0 9 16 39 0 0 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
miss_latency_LD: [binsize: 1 max: 101 count: 1044 average: 33.113 | standard deviation: 31.8551 | 0 0 0 545 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 5 2 97 201 150 1 3 2 0 1 1 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 3 5 22 0 0 1 0 0 0 0 0 1 ]
-miss_latency_ST: [binsize: 1 max: 92 count: 934 average: 20.1188 | standard deviation: 28.2308 | 0 0 0 680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 59 62 106 3 0 0 2 0 3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 2 3 9 ]
-miss_latency_IFETCH: [binsize: 1 max: 125 count: 6864 average: 8.66288 | standard deviation: 18.0056 | 0 0 0 6241 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 4 1 158 170 234 6 4 3 7 4 7 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 4 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
+miss_latency_ST: [binsize: 1 max: 92 count: 935 average: 20.0877 | standard deviation: 28.194 | 0 0 0 681 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 59 62 106 3 0 0 2 0 3 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 2 3 9 ]
+miss_latency_IFETCH: [binsize: 1 max: 125 count: 6864 average: 8.66404 | standard deviation: 18.01 | 0 0 0 6241 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 4 1 157 170 235 6 3 3 7 5 7 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 4 8 8 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
miss_latency_RMW_Read: [binsize: 1 max: 65 count: 8 average: 10.75 | standard deviation: 21.9219 | 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
-miss_latency_L1Cache: [binsize: 1 max: 3 count: 7473 average: 3 | standard deviation: 0 | 0 0 0 7473 ]
-miss_latency_Directory: [binsize: 1 max: 125 count: 1377 average: 65.7153 | standard deviation: 6.33839 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 10 4 314 433 491 10 7 5 9 5 11 0 1 0 1 0 0 0 1 1 0 0 1 0 0 2 0 0 0 9 16 40 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
+miss_latency_L1Cache: [binsize: 1 max: 3 count: 7474 average: 3 | standard deviation: 0 | 0 0 0 7474 ]
+miss_latency_Directory: [binsize: 1 max: 125 count: 1377 average: 65.7124 | standard deviation: 6.32886 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 10 4 313 433 492 10 6 5 9 6 11 0 1 1 1 0 0 0 1 1 0 0 1 0 0 1 0 0 0 9 16 39 0 0 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
miss_latency_wCC_issue_to_initial_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
miss_latency_wCC_initial_forward_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
miss_latency_wCC_forward_to_first_response: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
@@ -52,10 +52,10 @@ miss_latency_dir_first_response_to_completion: [binsize: 1 max: 61 count: 1 aver
imcomplete_dir_Times: 1376
miss_latency_LD_L1Cache: [binsize: 1 max: 3 count: 545 average: 3 | standard deviation: 0 | 0 0 0 545 ]
miss_latency_LD_Directory: [binsize: 1 max: 101 count: 499 average: 66.002 | standard deviation: 7.00186 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 5 2 97 201 150 1 3 2 0 1 1 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 3 5 22 0 0 1 0 0 0 0 0 1 ]
-miss_latency_ST_L1Cache: [binsize: 1 max: 3 count: 680 average: 3 | standard deviation: 0 | 0 0 0 680 ]
-miss_latency_ST_Directory: [binsize: 1 max: 92 count: 254 average: 65.9488 | standard deviation: 6.5357 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 59 62 106 3 0 0 2 0 3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 2 3 9 ]
+miss_latency_ST_L1Cache: [binsize: 1 max: 3 count: 681 average: 3 | standard deviation: 0 | 0 0 0 681 ]
+miss_latency_ST_Directory: [binsize: 1 max: 92 count: 254 average: 65.9016 | standard deviation: 6.43269 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 59 62 106 3 0 0 2 0 3 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 2 3 9 ]
miss_latency_IFETCH_L1Cache: [binsize: 1 max: 3 count: 6241 average: 3 | standard deviation: 0 | 0 0 0 6241 ]
-miss_latency_IFETCH_Directory: [binsize: 1 max: 125 count: 623 average: 65.3917 | standard deviation: 5.66183 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 4 1 158 170 234 6 4 3 7 4 7 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 4 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
+miss_latency_IFETCH_Directory: [binsize: 1 max: 125 count: 623 average: 65.4045 | standard deviation: 5.68761 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 4 1 157 170 235 6 3 3 7 5 7 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 4 8 8 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
miss_latency_RMW_Read_L1Cache: [binsize: 1 max: 3 count: 7 average: 3 | standard deviation: 0 | 0 0 0 7 ]
miss_latency_RMW_Read_Directory: [binsize: 1 max: 65 count: 1 average: 65 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
@@ -89,10 +89,10 @@ Resource Usage
page_size: 4096
user_time: 0
system_time: 0
-page_reclaims: 11940
-page_faults: 0
+page_reclaims: 12527
+page_faults: 3
swaps: 0
-block_inputs: 24
+block_inputs: 1360
block_outputs: 88
Network Stats
@@ -154,7 +154,7 @@ Cache Stats: system.l1_cntrl0.cacheMemory
- Event Counts -
Load [1044 ] 1044
Ifetch [6864 ] 6864
-Store [942 ] 942
+Store [943 ] 943
Data [1377 ] 1377
Fwd_GETX [0 ] 0
Inv [0 ] 0
@@ -173,7 +173,7 @@ II Writeback_Nack [0 ] 0
M Load [545 ] 545
M Ifetch [6241 ] 6241
-M Store [687 ] 687
+M Store [688 ] 688
M Fwd_GETX [0 ] 0
M Inv [0 ] 0
M Replacement [1373 ] 1373
@@ -194,16 +194,16 @@ Memory controller: system.dir_cntrl0.memBuffer:
memory_reads: 1377
memory_writes: 1373
memory_refreshes: 846
- memory_total_request_delays: 1965
- memory_delays_per_request: 0.714545
+ memory_total_request_delays: 1964
+ memory_delays_per_request: 0.714182
memory_delays_in_input_queue: 0
- memory_delays_behind_head_of_bank_queue: 3
- memory_delays_stalled_at_head_of_bank_queue: 1962
- memory_stalls_for_bank_busy: 830
+ memory_delays_behind_head_of_bank_queue: 4
+ memory_delays_stalled_at_head_of_bank_queue: 1960
+ memory_stalls_for_bank_busy: 826
memory_stalls_for_random_busy: 0
memory_stalls_for_anti_starvation: 0
memory_stalls_for_arbitration: 62
- memory_stalls_for_bus: 1039
+ memory_stalls_for_bus: 1041
memory_stalls_for_tfaw: 0
memory_stalls_for_read_write_turnaround: 31
memory_stalls_for_read_read_turnaround: 0
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simerr b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simerr
index ac4ad20a5..723b3760f 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simerr
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simerr
@@ -1,4 +1,7 @@
+Warning: rounding error > tolerance
+ 0.072760 rounded to 0
+Warning: rounding error > tolerance
+ 0.072760 rounded to 0
warn: Sockets disabled, not accepting gdb connections
-warn: instruction 'fnstcw_Mw' unimplemented
warn: instruction 'fldcw_Mw' unimplemented
hack: be nice to actually delete the event here
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout
index 33d7b7dce..55cf80cf6 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/simout
@@ -3,8 +3,8 @@ Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-tim
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 10 2012 21:50:34
-gem5 started Sep 10 2012 21:50:39
+gem5 compiled Dec 30 2012 00:35:18
+gem5 started Dec 30 2012 01:12:43
gem5 executing on ribera.cs.wisc.edu
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing-ruby -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing-ruby
Global frequency set at 1000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
index 6f7115490..36958969e 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
@@ -4,35 +4,35 @@ sim_seconds 0.000122 # Nu
sim_ticks 121759 # Number of ticks simulated
final_tick 121759 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 21174 # Simulator instruction rate (inst/s)
-host_op_rate 38347 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 479042 # Simulator tick rate (ticks/s)
-host_mem_usage 281688 # Number of bytes of host memory used
-host_seconds 0.25 # Real time elapsed on the host
+host_inst_rate 28531 # Simulator instruction rate (inst/s)
+host_op_rate 51675 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 645460 # Simulator tick rate (ticks/s)
+host_mem_usage 284052 # Number of bytes of host memory used
+host_seconds 0.19 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
-sim_ops 9746 # Number of ops (including micro ops) simulated
+sim_ops 9747 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 54912 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 7064 # Number of bytes read from this memory
system.physmem.bytes_read::total 61976 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 54912 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 54912 # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data 7110 # Number of bytes written to this memory
-system.physmem.bytes_written::total 7110 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu.data 7112 # Number of bytes written to this memory
+system.physmem.bytes_written::total 7112 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 6864 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1052 # Number of read requests responded to by this memory
system.physmem.num_reads::total 7916 # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data 934 # Number of write requests responded to by this memory
-system.physmem.num_writes::total 934 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu.data 935 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 935 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 450989249 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 58016245 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 509005494 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 450989249 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 450989249 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data 58394041 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 58394041 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 58410467 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 58410467 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 450989249 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 116410286 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 567399535 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 116426712 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 567415961 # Total bandwidth to/from this memory (bytes/s)
system.l1_cntrl0.cacheMemory.num_data_array_reads 0 # number of data array reads
system.l1_cntrl0.cacheMemory.num_data_array_writes 0 # number of data array writes
system.l1_cntrl0.cacheMemory.num_tag_array_reads 0 # number of tag array reads
@@ -44,20 +44,20 @@ system.cpu.numCycles 121759 # nu
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 5381 # Number of instructions committed
-system.cpu.committedOps 9746 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 9651 # Number of integer alu accesses
+system.cpu.committedOps 9747 # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses 9653 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 0 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 899 # number of instructions that are conditional controls
-system.cpu.num_int_insts 9651 # number of integer instructions
+system.cpu.num_int_insts 9653 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
-system.cpu.num_int_register_reads 24812 # number of times the integer registers were read
-system.cpu.num_int_register_writes 11060 # number of times the integer registers were written
+system.cpu.num_int_register_reads 24817 # number of times the integer registers were read
+system.cpu.num_int_register_writes 11061 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
-system.cpu.num_mem_refs 1986 # number of memory refs
+system.cpu.num_mem_refs 1987 # number of memory refs
system.cpu.num_load_insts 1052 # Number of load instructions
-system.cpu.num_store_insts 934 # Number of store instructions
+system.cpu.num_store_insts 935 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
system.cpu.num_busy_cycles 121759 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/config.ini b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/config.ini
index 45681eb64..f8e4933ef 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/config.ini
@@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000
type=System
children=cpu membus physmem
boot_osflags=a
-clock=1
+clock=1000
init_param=0
kernel=
load_addr_mask=1099511627775
@@ -61,22 +61,22 @@ type=BaseCache
addr_ranges=0:18446744073709551615
assoc=2
block_size=64
-clock=1
+clock=500
forward_snoops=true
hash_delay=1
-hit_latency=1000
+hit_latency=2
is_top_level=true
max_miss_count=0
-mshrs=10
+mshrs=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
-response_latency=1000
+response_latency=2
size=262144
subblock_size=0
system=system
-tgts_per_mshr=5
+tgts_per_mshr=20
trace_addr=0
two_queue=false
write_buffers=8
@@ -91,7 +91,7 @@ walker=system.cpu.dtb.walker
[system.cpu.dtb.walker]
type=X86PagetableWalker
-clock=1
+clock=500
system=system
port=system.cpu.toL2Bus.slave[3]
@@ -100,22 +100,22 @@ type=BaseCache
addr_ranges=0:18446744073709551615
assoc=2
block_size=64
-clock=1
+clock=500
forward_snoops=true
hash_delay=1
-hit_latency=1000
+hit_latency=2
is_top_level=true
max_miss_count=0
-mshrs=10
+mshrs=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
-response_latency=1000
+response_latency=2
size=131072
subblock_size=0
system=system
-tgts_per_mshr=5
+tgts_per_mshr=20
trace_addr=0
two_queue=false
write_buffers=8
@@ -124,7 +124,7 @@ mem_side=system.cpu.toL2Bus.slave[0]
[system.cpu.interrupts]
type=X86LocalApic
-clock=1
+clock=500
int_latency=1000
pio_addr=2305843009213693952
pio_latency=100000
@@ -141,31 +141,31 @@ walker=system.cpu.itb.walker
[system.cpu.itb.walker]
type=X86PagetableWalker
-clock=1
+clock=500
system=system
port=system.cpu.toL2Bus.slave[2]
[system.cpu.l2cache]
type=BaseCache
addr_ranges=0:18446744073709551615
-assoc=2
+assoc=8
block_size=64
-clock=1
+clock=500
forward_snoops=true
hash_delay=1
-hit_latency=10000
+hit_latency=20
is_top_level=false
max_miss_count=0
-mshrs=10
+mshrs=20
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
-response_latency=10000
+response_latency=20
size=2097152
subblock_size=0
system=system
-tgts_per_mshr=5
+tgts_per_mshr=12
trace_addr=0
two_queue=false
write_buffers=8
@@ -175,10 +175,10 @@ mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
type=CoherentBus
block_size=64
-clock=1000
+clock=500
header_cycles=1
use_default_range=false
-width=8
+width=32
master=system.cpu.l2cache.cpu_side
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
@@ -217,7 +217,7 @@ slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_m
[system.physmem]
type=SimpleMemory
bandwidth=73.000000
-clock=1
+clock=1000
conf_table_reported=false
in_addr_map=true
latency=30000
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simerr b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simerr
index ac4ad20a5..f5691fd64 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simerr
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simerr
@@ -1,4 +1,3 @@
warn: Sockets disabled, not accepting gdb connections
-warn: instruction 'fnstcw_Mw' unimplemented
warn: instruction 'fldcw_Mw' unimplemented
hack: be nice to actually delete the event here
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simout b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simout
index 6c9c7da05..dd8505ccc 100755
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simout
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/simout
@@ -3,11 +3,11 @@ Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-tim
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 10 2012 21:50:34
-gem5 started Sep 10 2012 21:50:39
+gem5 compiled Dec 30 2012 00:35:18
+gem5 started Dec 30 2012 01:20:12
gem5 executing on ribera.cs.wisc.edu
command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
Hello world!
-Exiting @ tick 29676000 because target called exit()
+Exiting @ tick 28357000 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
index bc1030252..ce11ecf17 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
@@ -1,16 +1,16 @@
---------- Begin Simulation Statistics ----------
sim_seconds 0.000028 # Number of seconds simulated
-sim_ticks 28356000 # Number of ticks simulated
-final_tick 28356000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_ticks 28357000 # Number of ticks simulated
+final_tick 28357000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 134366 # Simulator instruction rate (inst/s)
-host_op_rate 243261 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 707485860 # Simulator tick rate (ticks/s)
-host_mem_usage 226568 # Number of bytes of host memory used
-host_seconds 0.04 # Real time elapsed on the host
+host_inst_rate 86866 # Simulator instruction rate (inst/s)
+host_op_rate 157296 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 457476490 # Simulator tick rate (ticks/s)
+host_mem_usage 271900 # Number of bytes of host memory used
+host_seconds 0.06 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
-sim_ops 9746 # Number of ops (including micro ops) simulated
+sim_ops 9747 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 14528 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 8576 # Number of bytes read from this memory
system.physmem.bytes_read::total 23104 # Number of bytes read from this memory
@@ -19,46 +19,46 @@ system.physmem.bytes_inst_read::total 14528 # Nu
system.physmem.num_reads::cpu.inst 227 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 134 # Number of read requests responded to by this memory
system.physmem.num_reads::total 361 # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst 512343067 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 302440401 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 814783467 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 512343067 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 512343067 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 512343067 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 302440401 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 814783467 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 512324999 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 302429735 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 814754734 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 512324999 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 512324999 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 512324999 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 302429735 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 814754734 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 11 # Number of system calls
-system.cpu.numCycles 56712 # number of cpu cycles simulated
+system.cpu.numCycles 56714 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 5381 # Number of instructions committed
-system.cpu.committedOps 9746 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 9651 # Number of integer alu accesses
+system.cpu.committedOps 9747 # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses 9653 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 0 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 899 # number of instructions that are conditional controls
-system.cpu.num_int_insts 9651 # number of integer instructions
+system.cpu.num_int_insts 9653 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
-system.cpu.num_int_register_reads 24812 # number of times the integer registers were read
-system.cpu.num_int_register_writes 11060 # number of times the integer registers were written
+system.cpu.num_int_register_reads 24817 # number of times the integer registers were read
+system.cpu.num_int_register_writes 11061 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
-system.cpu.num_mem_refs 1986 # number of memory refs
+system.cpu.num_mem_refs 1987 # number of memory refs
system.cpu.num_load_insts 1052 # Number of load instructions
-system.cpu.num_store_insts 934 # Number of store instructions
+system.cpu.num_store_insts 935 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 56712 # Number of busy cycles
+system.cpu.num_busy_cycles 56714 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.icache.replacements 0 # number of replacements
-system.cpu.icache.tagsinuse 105.556077 # Cycle average of tags in use
+system.cpu.icache.tagsinuse 105.553131 # Cycle average of tags in use
system.cpu.icache.total_refs 6637 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 228 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 29.109649 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.occ_blocks::cpu.inst 105.556077 # Average occupied blocks per requestor
-system.cpu.icache.occ_percent::cpu.inst 0.051541 # Average percentage of cache occupancy
-system.cpu.icache.occ_percent::total 0.051541 # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::cpu.inst 105.553131 # Average occupied blocks per requestor
+system.cpu.icache.occ_percent::cpu.inst 0.051540 # Average percentage of cache occupancy
+system.cpu.icache.occ_percent::total 0.051540 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 6637 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 6637 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 6637 # number of demand (read+write) hits
@@ -129,22 +129,22 @@ system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52815.789474
system.cpu.icache.overall_avg_mshr_miss_latency::total 52815.789474 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 0 # number of replacements
-system.cpu.dcache.tagsinuse 80.800961 # Cycle average of tags in use
-system.cpu.dcache.total_refs 1852 # Total number of references to valid blocks.
+system.cpu.dcache.tagsinuse 80.799099 # Cycle average of tags in use
+system.cpu.dcache.total_refs 1853 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 134 # Sample count of references to valid blocks.
-system.cpu.dcache.avg_refs 13.820896 # Average number of references to valid blocks.
+system.cpu.dcache.avg_refs 13.828358 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.occ_blocks::cpu.data 80.800961 # Average occupied blocks per requestor
-system.cpu.dcache.occ_percent::cpu.data 0.019727 # Average percentage of cache occupancy
-system.cpu.dcache.occ_percent::total 0.019727 # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::cpu.data 80.799099 # Average occupied blocks per requestor
+system.cpu.dcache.occ_percent::cpu.data 0.019726 # Average percentage of cache occupancy
+system.cpu.dcache.occ_percent::total 0.019726 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 997 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 997 # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data 855 # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total 855 # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data 1852 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 1852 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 1852 # number of overall hits
-system.cpu.dcache.overall_hits::total 1852 # number of overall hits
+system.cpu.dcache.WriteReq_hits::cpu.data 856 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 856 # number of WriteReq hits
+system.cpu.dcache.demand_hits::cpu.data 1853 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 1853 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data 1853 # number of overall hits
+system.cpu.dcache.overall_hits::total 1853 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 55 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 55 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 79 # number of WriteReq misses
@@ -163,20 +163,20 @@ system.cpu.dcache.overall_miss_latency::cpu.data 7370000
system.cpu.dcache.overall_miss_latency::total 7370000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 1052 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 1052 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data 934 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total 934 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 1986 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 1986 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 1986 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 1986 # number of overall (read+write) accesses
+system.cpu.dcache.WriteReq_accesses::cpu.data 935 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 935 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.demand_accesses::cpu.data 1987 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 1987 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data 1987 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 1987 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.052281 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.052281 # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.084582 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total 0.084582 # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.067472 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.067472 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.067472 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.067472 # miss rate for overall accesses
+system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.084492 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.084492 # miss rate for WriteReq accesses
+system.cpu.dcache.demand_miss_rate::cpu.data 0.067438 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.067438 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data 0.067438 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.067438 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55000 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55000 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55000 # average WriteReq miss latency
@@ -211,12 +211,12 @@ system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7102000
system.cpu.dcache.overall_mshr_miss_latency::total 7102000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.052281 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.052281 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084582 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084582 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.067472 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.067472 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.067472 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.067472 # mshr miss rate for overall accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084492 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084492 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.067438 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.067438 # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.067438 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.067438 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53000 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53000 # average WriteReq mshr miss latency
@@ -227,14 +227,14 @@ system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53000
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
-system.cpu.l2cache.tagsinuse 134.040949 # Cycle average of tags in use
+system.cpu.l2cache.tagsinuse 134.037527 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 282 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 0.003546 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.occ_blocks::cpu.inst 105.564188 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_blocks::cpu.data 28.476761 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_percent::cpu.inst 0.003222 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::cpu.inst 105.561241 # Average occupied blocks per requestor
+system.cpu.l2cache.occ_blocks::cpu.data 28.476285 # Average occupied blocks per requestor
+system.cpu.l2cache.occ_percent::cpu.inst 0.003221 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.000869 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.004091 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits