diff options
Diffstat (limited to 'tests/quick/se')
67 files changed, 8483 insertions, 8250 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/config.ini index f7aca5bc7..ab195624f 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=InOrderCPU -children=dcache dtb icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 RASSize=16 @@ -62,6 +62,7 @@ globalHistoryBits=13 globalPredictorSize=8192 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa itb=system.cpu.itb localCtrBits=2 localHistoryBits=11 @@ -92,22 +93,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -123,22 +124,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -148,6 +149,9 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=AlphaInterrupts +[system.cpu.isa] +type=AlphaISA + [system.cpu.itb] type=AlphaTLB size=48 @@ -155,24 +159,24 @@ size=48 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=10000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=10000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -182,10 +186,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -200,7 +204,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/alpha/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/alpha/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -222,15 +226,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/simout b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/simout index da760535c..05dfd62f0 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/simout +++ b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 16:51:51 -gem5 started Aug 13 2012 17:17:12 -gem5 executing on zizzer +gem5 compiled Oct 30 2012 11:02:14 +gem5 started Oct 30 2012 11:20:12 +gem5 executing on u200540-lin command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/inorder-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello world! -Exiting @ tick 21979500 because target called exit() +Exiting @ tick 18737000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt index 823f9b4c3..6769b3cad 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000019 # Number of seconds simulated -sim_ticks 18769500 # Number of ticks simulated -final_tick 18769500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 18737000 # Number of ticks simulated +final_tick 18737000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 10228 # Simulator instruction rate (inst/s) -host_op_rate 10227 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 30039955 # Simulator tick rate (ticks/s) -host_mem_usage 216300 # Number of bytes of host memory used -host_seconds 0.62 # Real time elapsed on the host +host_inst_rate 37767 # Simulator instruction rate (inst/s) +host_op_rate 37763 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 110721753 # Simulator tick rate (ticks/s) +host_mem_usage 213516 # Number of bytes of host memory used +host_seconds 0.17 # Real time elapsed on the host sim_insts 6390 # Number of instructions simulated sim_ops 6390 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 19200 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 19200 # Nu system.physmem.num_reads::cpu.inst 300 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 168 # Number of read requests responded to by this memory system.physmem.num_reads::total 468 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1022936146 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 572844242 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1595780388 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1022936146 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1022936146 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1022936146 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 572844242 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1595780388 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1024710466 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 573837861 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1598548327 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1024710466 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1024710466 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1024710466 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 573837861 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1598548327 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 469 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 469 # Reqs generatd by CPU via cache - shady @@ -70,7 +70,7 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 18755000 # Total gap between requests +system.physmem.totGap 18722500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -165,26 +165,26 @@ system.physmem.wrQLenPdf::30 0 # Wh system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see system.physmem.totQLat 1862969 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 11662969 # Sum of mem lat for all requests +system.physmem.totMemAccLat 11648969 # Sum of mem lat for all requests system.physmem.totBusLat 1876000 # Total cycles spent in databus access -system.physmem.totBankLat 7924000 # Total cycles spent in bank access +system.physmem.totBankLat 7910000 # Total cycles spent in bank access system.physmem.avgQLat 3972.22 # Average queueing delay per request -system.physmem.avgBankLat 16895.52 # Average bank access latency per request +system.physmem.avgBankLat 16865.67 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 24867.74 # Average memory access latency -system.physmem.avgRdBW 1595.78 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 24837.89 # Average memory access latency +system.physmem.avgRdBW 1598.55 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1595.78 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1598.55 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 9.97 # Data bus utilization in percentage +system.physmem.busUtil 9.99 # Data bus utilization in percentage system.physmem.avgRdQLen 0.62 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time system.physmem.readRowHits 401 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 85.50 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 39989.34 # Average gap between requests +system.physmem.avgGap 39920.04 # Average gap between requests system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv @@ -201,10 +201,10 @@ system.cpu.dtb.data_hits 2048 # DT system.cpu.dtb.data_misses 10 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations system.cpu.dtb.data_accesses 2058 # DTB accesses -system.cpu.itb.fetch_hits 909 # ITB hits +system.cpu.itb.fetch_hits 915 # ITB hits system.cpu.itb.fetch_misses 17 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 926 # ITB accesses +system.cpu.itb.fetch_accesses 932 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -218,42 +218,42 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 37540 # number of cpu cycles simulated +system.cpu.numCycles 37475 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.branch_predictor.lookups 1605 # Number of BP lookups -system.cpu.branch_predictor.condPredicted 1125 # Number of conditional branches predicted -system.cpu.branch_predictor.condIncorrect 713 # Number of conditional branches incorrect -system.cpu.branch_predictor.BTBLookups 1185 # Number of BTB lookups -system.cpu.branch_predictor.BTBHits 314 # Number of BTB hits +system.cpu.branch_predictor.lookups 1632 # Number of BP lookups +system.cpu.branch_predictor.condPredicted 1160 # Number of conditional branches predicted +system.cpu.branch_predictor.condIncorrect 706 # Number of conditional branches incorrect +system.cpu.branch_predictor.BTBLookups 1266 # Number of BTB lookups +system.cpu.branch_predictor.BTBHits 352 # Number of BTB hits system.cpu.branch_predictor.usedRAS 126 # Number of times the RAS was used to get a target. system.cpu.branch_predictor.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.branch_predictor.BTBHitPct 26.497890 # BTB Hit Percentage -system.cpu.branch_predictor.predictedTaken 464 # Number of Branches Predicted As Taken (True). -system.cpu.branch_predictor.predictedNotTaken 1141 # Number of Branches Predicted As Not Taken (False). -system.cpu.regfile_manager.intRegFileReads 5235 # Number of Reads from Int. Register File +system.cpu.branch_predictor.BTBHitPct 27.804107 # BTB Hit Percentage +system.cpu.branch_predictor.predictedTaken 502 # Number of Branches Predicted As Taken (True). +system.cpu.branch_predictor.predictedNotTaken 1130 # Number of Branches Predicted As Not Taken (False). +system.cpu.regfile_manager.intRegFileReads 5202 # Number of Reads from Int. Register File system.cpu.regfile_manager.intRegFileWrites 4567 # Number of Writes to Int. Register File -system.cpu.regfile_manager.intRegFileAccesses 9802 # Total Accesses (Read+Write) to the Int. Register File +system.cpu.regfile_manager.intRegFileAccesses 9769 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 8 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 2 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 10 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 2929 # Number of Registers Read Through Forwarding Logic -system.cpu.agen_unit.agens 2181 # Number of Address Generations -system.cpu.execution_unit.predictedTakenIncorrect 284 # Number of Branches Incorrectly Predicted As Taken. -system.cpu.execution_unit.predictedNotTakenIncorrect 368 # Number of Branches Incorrectly Predicted As Not Taken). -system.cpu.execution_unit.mispredicted 652 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.predicted 399 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.mispredictPct 62.036156 # Percentage of Incorrect Branches Predicts -system.cpu.execution_unit.executions 4462 # Number of Instructions Executed. +system.cpu.regfile_manager.regForwards 2948 # Number of Registers Read Through Forwarding Logic +system.cpu.agen_unit.agens 2152 # Number of Address Generations +system.cpu.execution_unit.predictedTakenIncorrect 320 # Number of Branches Incorrectly Predicted As Taken. +system.cpu.execution_unit.predictedNotTakenIncorrect 325 # Number of Branches Incorrectly Predicted As Not Taken). +system.cpu.execution_unit.mispredicted 645 # Number of Branches Incorrectly Predicted +system.cpu.execution_unit.predicted 406 # Number of Branches Incorrectly Predicted +system.cpu.execution_unit.mispredictPct 61.370124 # Percentage of Incorrect Branches Predicts +system.cpu.execution_unit.executions 4448 # Number of Instructions Executed. system.cpu.mult_div_unit.multiplies 1 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 11564 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 11520 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode -system.cpu.timesIdled 496 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 30143 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 7397 # Number of cycles cpu stages are processed. -system.cpu.activity 19.704315 # Percentage of cycles cpu is active +system.cpu.timesIdled 498 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 30101 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 7374 # Number of cycles cpu stages are processed. +system.cpu.activity 19.677118 # Percentage of cycles cpu is active system.cpu.comLoads 1183 # Number of Load instructions committed system.cpu.comStores 865 # Number of Store instructions committed system.cpu.comBranches 1050 # Number of Branches instructions committed @@ -265,72 +265,72 @@ system.cpu.committedInsts 6390 # Nu system.cpu.committedOps 6390 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) system.cpu.committedInsts_total 6390 # Number of Instructions committed (Total) -system.cpu.cpi 5.874804 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi 5.864632 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 5.874804 # CPI: Total CPI of All Threads -system.cpu.ipc 0.170218 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 5.864632 # CPI: Total CPI of All Threads +system.cpu.ipc 0.170514 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.170218 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 32631 # Number of cycles 0 instructions are processed. -system.cpu.stage0.runCycles 4909 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 13.076718 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 33667 # Number of cycles 0 instructions are processed. -system.cpu.stage1.runCycles 3873 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 10.316995 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 33372 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 4168 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 11.102824 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 36235 # Number of cycles 0 instructions are processed. +system.cpu.ipc_total 0.170514 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 32551 # Number of cycles 0 instructions are processed. +system.cpu.stage0.runCycles 4924 # Number of cycles 1+ instructions are processed. +system.cpu.stage0.utilization 13.139426 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 33582 # Number of cycles 0 instructions are processed. +system.cpu.stage1.runCycles 3893 # Number of cycles 1+ instructions are processed. +system.cpu.stage1.utilization 10.388259 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 33313 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 4162 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 11.106071 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 36170 # Number of cycles 0 instructions are processed. system.cpu.stage3.runCycles 1305 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 3.476292 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 33023 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 4517 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 12.032499 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.utilization 3.482322 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 32961 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 4514 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 12.045364 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 143.255742 # Cycle average of tags in use -system.cpu.icache.total_refs 556 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 143.133594 # Cycle average of tags in use +system.cpu.icache.total_refs 561 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 301 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 1.847176 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 1.863787 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 143.255742 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.069949 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.069949 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 556 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 556 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 556 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 556 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 556 # number of overall hits -system.cpu.icache.overall_hits::total 556 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 353 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 353 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 353 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 353 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 353 # number of overall misses -system.cpu.icache.overall_misses::total 353 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 17380500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 17380500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 17380500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 17380500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 17380500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 17380500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 909 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 909 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 909 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 909 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 909 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 909 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.388339 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.388339 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.388339 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.388339 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.388339 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.388339 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49236.543909 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 49236.543909 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 49236.543909 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 49236.543909 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 49236.543909 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 49236.543909 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 143.133594 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.069889 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.069889 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 561 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 561 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 561 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 561 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 561 # number of overall hits +system.cpu.icache.overall_hits::total 561 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 354 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 354 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 354 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 354 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 354 # number of overall misses +system.cpu.icache.overall_misses::total 354 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 17402500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 17402500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 17402500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 17402500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 17402500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 17402500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 915 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 915 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 915 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 915 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 915 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 915 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.386885 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.386885 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.386885 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.386885 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.386885 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.386885 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49159.604520 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 49159.604520 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 49159.604520 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 49159.604520 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 49159.604520 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 49159.604520 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 48 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked @@ -339,154 +339,48 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs 48 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 51 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 51 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 51 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 51 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 51 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 51 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 52 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 52 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 52 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 52 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 52 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 52 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 302 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 302 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 302 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 302 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 302 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 302 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14765000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 14765000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14765000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 14765000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14765000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 14765000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.332233 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.332233 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.332233 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.332233 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.332233 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.332233 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48890.728477 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48890.728477 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48890.728477 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 48890.728477 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48890.728477 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 48890.728477 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14751500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 14751500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14751500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 14751500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14751500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 14751500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.330055 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.330055 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.330055 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.330055 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.330055 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.330055 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48846.026490 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48846.026490 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48846.026490 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 48846.026490 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48846.026490 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 48846.026490 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 104.285094 # Cycle average of tags in use -system.cpu.dcache.total_refs 1601 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 168 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 9.529762 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 104.285094 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.025460 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.025460 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1086 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1086 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 515 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 515 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1601 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1601 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1601 # number of overall hits -system.cpu.dcache.overall_hits::total 1601 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 97 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 97 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 350 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 350 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 447 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 447 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 447 # number of overall misses -system.cpu.dcache.overall_misses::total 447 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5354500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5354500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 14914000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 14914000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 20268500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 20268500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 20268500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 20268500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1183 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1183 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2048 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2048 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2048 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2048 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.081995 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.081995 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.404624 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.404624 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.218262 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.218262 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.218262 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.218262 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55201.030928 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 55201.030928 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42611.428571 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 42611.428571 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 45343.400447 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 45343.400447 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 45343.400447 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 45343.400447 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 134 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 134 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 277 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 277 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 279 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 279 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 279 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 279 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 95 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 95 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 168 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 168 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 168 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5079000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5079000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3674000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3674000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8753000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 8753000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8753000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 8753000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.080304 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.080304 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.082031 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.082031 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.082031 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.082031 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53463.157895 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53463.157895 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50328.767123 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50328.767123 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52101.190476 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 52101.190476 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52101.190476 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 52101.190476 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 200.317780 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 200.167240 # Cycle average of tags in use system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 395 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.002532 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 143.356757 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 56.961023 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004375 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001738 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006113 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 143.234891 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 56.932349 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004371 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001737 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006109 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits @@ -504,17 +398,17 @@ system.cpu.l2cache.demand_misses::total 469 # nu system.cpu.l2cache.overall_misses::cpu.inst 301 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 168 # number of overall misses system.cpu.l2cache.overall_misses::total 469 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14446500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4977500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 19424000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3596500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3596500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 14446500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 8574000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 23020500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 14446500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 8574000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 23020500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14433000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4976500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 19409500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3596000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3596000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 14433000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 8572500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 23005500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 14433000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 8572500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 23005500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 302 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 95 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 397 # number of ReadReq accesses(hits+misses) @@ -537,17 +431,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.997872 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996689 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.997872 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47995.016611 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52394.736842 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 49050.505051 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 49267.123288 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49267.123288 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47995.016611 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51035.714286 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 49084.221748 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47995.016611 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51035.714286 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 49084.221748 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47950.166113 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52384.210526 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 49013.888889 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 49260.273973 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49260.273973 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47950.166113 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51026.785714 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 49052.238806 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47950.166113 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51026.785714 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 49052.238806 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -567,17 +461,17 @@ system.cpu.l2cache.demand_mshr_misses::total 469 system.cpu.l2cache.overall_mshr_misses::cpu.inst 301 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 469 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10662000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10648000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3792120 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14454120 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14440120 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2674096 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2674096 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10662000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10648000 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6466216 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 17128216 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10662000 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 17114216 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10648000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6466216 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 17128216 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 17114216 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996689 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997481 # mshr miss rate for ReadReq accesses @@ -589,17 +483,123 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.997872 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996689 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.997872 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35421.926910 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35375.415282 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 39917.052632 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36500.303030 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36464.949495 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36631.452055 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36631.452055 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35421.926910 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35375.415282 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38489.380952 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 36520.716418 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35421.926910 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 36490.865672 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35375.415282 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38489.380952 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 36520.716418 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 36490.865672 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 0 # number of replacements +system.cpu.dcache.tagsinuse 104.225653 # Cycle average of tags in use +system.cpu.dcache.total_refs 1601 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 168 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 9.529762 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 104.225653 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.025446 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.025446 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1086 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1086 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 515 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 515 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 1601 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1601 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1601 # number of overall hits +system.cpu.dcache.overall_hits::total 1601 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 97 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 97 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 350 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 350 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 447 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 447 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 447 # number of overall misses +system.cpu.dcache.overall_misses::total 447 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5353500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5353500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 14913500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 14913500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 20267000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 20267000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 20267000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 20267000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1183 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1183 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 2048 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2048 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2048 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2048 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.081995 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.081995 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.404624 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.404624 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.218262 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.218262 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.218262 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.218262 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55190.721649 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 55190.721649 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42610 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 42610 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 45340.044743 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 45340.044743 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 45340.044743 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 45340.044743 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 134 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 134 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 277 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 277 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 279 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 279 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 279 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 279 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 95 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 95 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 168 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 168 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 168 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5078000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5078000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3673500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3673500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8751500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 8751500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8751500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 8751500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.080304 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.080304 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.082031 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.082031 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.082031 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.082031 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53452.631579 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53452.631579 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50321.917808 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50321.917808 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52092.261905 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 52092.261905 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52092.261905 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 52092.261905 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini index 6c764cc38..8465ac1d0 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=DerivO3CPU -children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -78,6 +78,7 @@ iewToFetchDelay=1 iewToRenameDelay=1 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa issueToExecuteDelay=1 issueWidth=8 itb=system.cpu.itb @@ -129,18 +130,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -423,18 +424,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -448,6 +449,9 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=AlphaInterrupts +[system.cpu.isa] +type=AlphaISA + [system.cpu.itb] type=AlphaTLB size=48 @@ -455,24 +459,24 @@ size=48 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -482,10 +486,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -500,7 +504,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/alpha/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/alpha/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -522,15 +526,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout index a77141c3d..9cdc62046 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 16:51:51 -gem5 started Aug 13 2012 17:17:12 -gem5 executing on zizzer +gem5 compiled Oct 30 2012 11:02:14 +gem5 started Oct 30 2012 11:20:12 +gem5 executing on u200540-lin command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello world! -Exiting @ tick 12735500 because target called exit() +Exiting @ tick 15802500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt index fb45a6f1f..56f807ea0 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000016 # Number of seconds simulated -sim_ticks 15653000 # Number of ticks simulated -final_tick 15653000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 15802500 # Number of ticks simulated +final_tick 15802500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 11804 # Simulator instruction rate (inst/s) -host_op_rate 11803 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 28994780 # Simulator tick rate (ticks/s) -host_mem_usage 217308 # Number of bytes of host memory used -host_seconds 0.54 # Real time elapsed on the host +host_inst_rate 38730 # Simulator instruction rate (inst/s) +host_op_rate 38726 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 96032767 # Simulator tick rate (ticks/s) +host_mem_usage 214332 # Number of bytes of host memory used +host_seconds 0.16 # Real time elapsed on the host sim_insts 6372 # Number of instructions simulated sim_ops 6372 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 20032 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 20032 # Nu system.physmem.num_reads::cpu.inst 313 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 174 # Number of read requests responded to by this memory system.physmem.num_reads::total 487 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1279754680 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 711429119 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1991183799 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1279754680 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1279754680 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1279754680 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 711429119 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1991183799 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1267647524 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 704698624 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1972346148 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1267647524 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1267647524 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1267647524 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 704698624 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1972346148 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 487 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 487 # Reqs generatd by CPU via cache - shady @@ -41,12 +41,12 @@ system.physmem.perBankRdReqs::1 18 # Tr system.physmem.perBankRdReqs::2 4 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 30 # Track reads on a per bank basis system.physmem.perBankRdReqs::4 31 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 25 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 24 # Track reads on a per bank basis system.physmem.perBankRdReqs::6 4 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 67 # Track reads on a per bank basis system.physmem.perBankRdReqs::8 23 # Track reads on a per bank basis system.physmem.perBankRdReqs::9 34 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 72 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 73 # Track reads on a per bank basis system.physmem.perBankRdReqs::11 67 # Track reads on a per bank basis system.physmem.perBankRdReqs::12 44 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 2 # Track reads on a per bank basis @@ -70,7 +70,7 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 15508000 # Total gap between requests +system.physmem.totGap 15655000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -99,9 +99,9 @@ system.physmem.neitherpktsize::6 0 # ca system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes system.physmem.rdQLenPdf::0 258 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 153 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 151 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 55 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 18 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -164,47 +164,47 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 2668987 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 12414987 # Sum of mem lat for all requests +system.physmem.totQLat 3073487 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 12819487 # Sum of mem lat for all requests system.physmem.totBusLat 1948000 # Total cycles spent in databus access system.physmem.totBankLat 7798000 # Total cycles spent in bank access -system.physmem.avgQLat 5480.47 # Average queueing delay per request +system.physmem.avgQLat 6311.06 # Average queueing delay per request system.physmem.avgBankLat 16012.32 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 25492.79 # Average memory access latency -system.physmem.avgRdBW 1991.18 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 26323.38 # Average memory access latency +system.physmem.avgRdBW 1972.35 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1991.18 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1972.35 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 12.44 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.79 # Average read queue length over time +system.physmem.busUtil 12.33 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.81 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 417 # Number of row buffer hits during reads +system.physmem.readRowHits 416 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 85.63 # Row buffer hit rate for reads +system.physmem.readRowHitRate 85.42 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 31843.94 # Average gap between requests +system.physmem.avgGap 32145.79 # Average gap between requests system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 2048 # DTB read hits -system.cpu.dtb.read_misses 58 # DTB read misses +system.cpu.dtb.read_hits 2068 # DTB read hits +system.cpu.dtb.read_misses 50 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 2106 # DTB read accesses -system.cpu.dtb.write_hits 1074 # DTB write hits -system.cpu.dtb.write_misses 32 # DTB write misses +system.cpu.dtb.read_accesses 2118 # DTB read accesses +system.cpu.dtb.write_hits 1071 # DTB write hits +system.cpu.dtb.write_misses 29 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 1106 # DTB write accesses -system.cpu.dtb.data_hits 3122 # DTB hits -system.cpu.dtb.data_misses 90 # DTB misses +system.cpu.dtb.write_accesses 1100 # DTB write accesses +system.cpu.dtb.data_hits 3139 # DTB hits +system.cpu.dtb.data_misses 79 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 3212 # DTB accesses -system.cpu.itb.fetch_hits 2395 # ITB hits -system.cpu.itb.fetch_misses 38 # ITB misses +system.cpu.dtb.data_accesses 3218 # DTB accesses +system.cpu.itb.fetch_hits 2370 # ITB hits +system.cpu.itb.fetch_misses 39 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 2433 # ITB accesses +system.cpu.itb.fetch_accesses 2409 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -218,243 +218,244 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 31307 # number of cpu cycles simulated +system.cpu.numCycles 31606 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 2894 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 1701 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 520 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 2227 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 814 # Number of BTB hits +system.cpu.BPredUnit.lookups 2927 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 1718 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 517 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 2238 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 757 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 422 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 72 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 8391 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 16487 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2894 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 1236 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2984 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1891 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 950 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 24 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 757 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 2395 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 373 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 14399 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.145010 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.528367 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 420 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 77 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 8266 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 16744 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2927 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1177 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2985 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1897 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 1074 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 25 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 762 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 2370 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 362 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 14416 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.161487 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.555904 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 11415 79.28% 79.28% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 325 2.26% 81.53% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 232 1.61% 83.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 251 1.74% 84.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 272 1.89% 86.78% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 212 1.47% 88.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 276 1.92% 90.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 187 1.30% 91.46% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1229 8.54% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 11431 79.29% 79.29% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 317 2.20% 81.49% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 233 1.62% 83.11% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 212 1.47% 84.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 264 1.83% 86.41% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 229 1.59% 88.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 265 1.84% 89.84% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 186 1.29% 91.13% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1279 8.87% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 14399 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.092439 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.526623 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 9352 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 969 # Number of cycles decode is blocked +system.cpu.fetch.rateDist::total 14416 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.092609 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.529773 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 9179 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1146 # Number of cycles decode is blocked system.cpu.decode.RunCycles 2779 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 88 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1211 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 252 # Number of times decode resolved a branch +system.cpu.decode.UnblockCycles 90 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1222 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 249 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 87 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 15295 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 230 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1211 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 9558 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 276 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 373 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2656 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 325 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 14562 # Number of instructions processed by rename -system.cpu.rename.LSQFullEvents 299 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 10896 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 18155 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 18138 # Number of integer rename lookups +system.cpu.decode.DecodedInsts 15526 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 231 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 1222 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 9389 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 326 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 477 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2653 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 349 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 14793 # Number of instructions processed by rename +system.cpu.rename.IQFullEvents 5 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 317 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 11113 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 18446 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 18429 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 17 # Number of floating rename lookups system.cpu.rename.CommittedMaps 4570 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6326 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 31 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 25 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 714 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2751 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1359 # Number of stores inserted to the mem dependence unit. +system.cpu.rename.UndoneMaps 6543 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 32 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 26 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 811 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2756 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1363 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 12925 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 29 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 10660 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 57 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 6224 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3683 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 14399 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.740329 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.373860 # Number of insts issued each cycle +system.cpu.iq.iqInstsAdded 13069 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 30 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 10819 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 56 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 6341 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3614 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 13 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 14416 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.750486 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.391653 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9938 69.02% 69.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1614 11.21% 80.23% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 1141 7.92% 88.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 759 5.27% 93.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 488 3.39% 96.81% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 274 1.90% 98.72% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 143 0.99% 99.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 29 0.20% 99.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 13 0.09% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9926 68.85% 68.85% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1619 11.23% 80.08% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 1135 7.87% 87.96% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 768 5.33% 93.29% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 481 3.34% 96.62% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 285 1.98% 98.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 151 1.05% 99.65% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 37 0.26% 99.90% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 14 0.10% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 14399 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 14416 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 9 7.89% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.89% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 66 57.89% 65.79% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 39 34.21% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 14 11.97% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 64 54.70% 66.67% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 39 33.33% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 7159 67.16% 67.18% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.19% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.19% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.20% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2350 22.05% 89.25% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1146 10.75% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 7317 67.63% 67.65% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.66% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.66% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.68% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2355 21.77% 89.44% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1142 10.56% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 10660 # Type of FU issued -system.cpu.iq.rate 0.340499 # Inst issue rate -system.cpu.iq.fu_busy_cnt 114 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010694 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 35869 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 19185 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 9545 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 10819 # Type of FU issued +system.cpu.iq.rate 0.342308 # Inst issue rate +system.cpu.iq.fu_busy_cnt 117 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.010814 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 36206 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 19446 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 9723 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 10761 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 10923 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 78 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 67 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1568 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1573 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 19 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 494 # Number of stores squashed +system.cpu.iew.lsq.thread0.memOrderViolation 18 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 498 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 92 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 90 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1211 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 18 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 2 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 13042 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 178 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2751 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1359 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 29 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewSquashCycles 1222 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 52 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 4 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 13186 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 157 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2756 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1363 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 30 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 19 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 144 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 376 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 520 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 10013 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2117 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 647 # Number of squashed instructions skipped in execute +system.cpu.iew.memOrderViolationEvents 18 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 129 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 393 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 522 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 10167 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2129 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 652 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 88 # number of nop insts executed -system.cpu.iew.exec_refs 3225 # number of memory reference insts executed -system.cpu.iew.exec_branches 1609 # Number of branches executed -system.cpu.iew.exec_stores 1108 # Number of stores executed -system.cpu.iew.exec_rate 0.319833 # Inst execution rate -system.cpu.iew.wb_sent 9713 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 9555 # cumulative count of insts written-back -system.cpu.iew.wb_producers 5016 # num instructions producing a value -system.cpu.iew.wb_consumers 6802 # num instructions consuming a value +system.cpu.iew.exec_nop 87 # number of nop insts executed +system.cpu.iew.exec_refs 3231 # number of memory reference insts executed +system.cpu.iew.exec_branches 1614 # Number of branches executed +system.cpu.iew.exec_stores 1102 # Number of stores executed +system.cpu.iew.exec_rate 0.321679 # Inst execution rate +system.cpu.iew.wb_sent 9882 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 9733 # cumulative count of insts written-back +system.cpu.iew.wb_producers 5145 # num instructions producing a value +system.cpu.iew.wb_consumers 6933 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.305203 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.737430 # average fanout of values written-back +system.cpu.iew.wb_rate 0.307948 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.742103 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 6652 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 6795 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 438 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 13188 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.484456 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.302208 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 435 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 13194 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.484235 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.303292 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10412 78.95% 78.95% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1478 11.21% 90.16% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 518 3.93% 94.09% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 238 1.80% 95.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 160 1.21% 97.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 94 0.71% 97.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 109 0.83% 98.64% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 35 0.27% 98.91% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 144 1.09% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 10420 78.98% 78.98% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1475 11.18% 90.15% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 517 3.92% 94.07% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 247 1.87% 95.95% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 154 1.17% 97.11% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 92 0.70% 97.81% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 106 0.80% 98.61% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 37 0.28% 98.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 146 1.11% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 13188 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 13194 # Number of insts commited each cycle system.cpu.commit.committedInsts 6389 # Number of instructions committed system.cpu.commit.committedOps 6389 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -465,70 +466,70 @@ system.cpu.commit.branches 1050 # Nu system.cpu.commit.fp_insts 10 # Number of committed floating point instructions. system.cpu.commit.int_insts 6307 # Number of committed integer instructions. system.cpu.commit.function_calls 127 # Number of function calls committed. -system.cpu.commit.bw_lim_events 144 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 146 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 25734 # The number of ROB reads -system.cpu.rob.rob_writes 27303 # The number of ROB writes -system.cpu.timesIdled 259 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 16908 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 25881 # The number of ROB reads +system.cpu.rob.rob_writes 27599 # The number of ROB writes +system.cpu.timesIdled 260 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 17190 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 6372 # Number of Instructions Simulated system.cpu.committedOps 6372 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 6372 # Number of Instructions Simulated -system.cpu.cpi 4.913214 # CPI: Cycles Per Instruction -system.cpu.cpi_total 4.913214 # CPI: Total CPI of All Threads -system.cpu.ipc 0.203533 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.203533 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 12695 # number of integer regfile reads -system.cpu.int_regfile_writes 7186 # number of integer regfile writes +system.cpu.cpi 4.960138 # CPI: Cycles Per Instruction +system.cpu.cpi_total 4.960138 # CPI: Total CPI of All Threads +system.cpu.ipc 0.201607 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.201607 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 12907 # number of integer regfile reads +system.cpu.int_regfile_writes 7365 # number of integer regfile writes system.cpu.fp_regfile_reads 8 # number of floating regfile reads system.cpu.fp_regfile_writes 2 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 160.377030 # Cycle average of tags in use -system.cpu.icache.total_refs 1916 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 160.479269 # Cycle average of tags in use +system.cpu.icache.total_refs 1894 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 314 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 6.101911 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 6.031847 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 160.377030 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.078309 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.078309 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1916 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1916 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1916 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1916 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1916 # number of overall hits -system.cpu.icache.overall_hits::total 1916 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 479 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 479 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 479 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 479 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 479 # number of overall misses -system.cpu.icache.overall_misses::total 479 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 21334000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 21334000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 21334000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 21334000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 21334000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 21334000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2395 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2395 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2395 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2395 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2395 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2395 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.200000 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.200000 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.200000 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.200000 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.200000 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.200000 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 44538.622129 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 44538.622129 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 44538.622129 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 44538.622129 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 44538.622129 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 44538.622129 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 160.479269 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.078359 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.078359 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1894 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1894 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1894 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1894 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1894 # number of overall hits +system.cpu.icache.overall_hits::total 1894 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 476 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 476 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 476 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 476 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 476 # number of overall misses +system.cpu.icache.overall_misses::total 476 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 21386500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 21386500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 21386500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 21386500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 21386500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 21386500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2370 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2370 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2370 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2370 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2370 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2370 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.200844 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.200844 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.200844 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.200844 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.200844 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.200844 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 44929.621849 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 44929.621849 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 44929.621849 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 44929.621849 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 44929.621849 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 44929.621849 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -537,154 +538,48 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 165 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 165 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 165 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 165 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 165 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 165 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 162 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 162 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 162 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 162 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 162 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 162 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 314 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 314 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 314 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 314 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 314 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 314 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 15306500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 15306500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 15306500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 15306500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 15306500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 15306500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.131106 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.131106 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.131106 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.131106 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.131106 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.131106 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48746.815287 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48746.815287 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48746.815287 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 48746.815287 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48746.815287 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 48746.815287 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 15404000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 15404000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 15404000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 15404000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 15404000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 15404000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.132489 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.132489 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.132489 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.132489 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.132489 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.132489 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49057.324841 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49057.324841 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49057.324841 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 49057.324841 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49057.324841 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 49057.324841 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 107.831538 # Cycle average of tags in use -system.cpu.dcache.total_refs 2240 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 174 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 12.873563 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 107.831538 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.026326 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.026326 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1734 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1734 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 506 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2240 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2240 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2240 # number of overall hits -system.cpu.dcache.overall_hits::total 2240 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 160 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 160 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 359 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 519 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 519 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 519 # number of overall misses -system.cpu.dcache.overall_misses::total 519 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 8308500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 8308500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 15746484 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 15746484 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 24054984 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 24054984 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 24054984 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 24054984 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1894 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1894 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2759 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2759 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2759 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2759 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.084477 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.084477 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.188112 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.188112 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.188112 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.188112 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51928.125000 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 51928.125000 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43862.072423 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 43862.072423 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 46348.716763 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 46348.716763 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 46348.716763 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 46348.716763 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 810 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 28 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 28.928571 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 59 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 59 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 286 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 286 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 345 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 345 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 345 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 345 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 101 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 174 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6029500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 6029500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3803500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3803500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9833000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 9833000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9833000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 9833000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053326 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053326 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063066 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.063066 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063066 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.063066 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59698.019802 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59698.019802 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52102.739726 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52102.739726 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56511.494253 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 56511.494253 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56511.494253 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 56511.494253 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 220.955415 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 220.902491 # Cycle average of tags in use system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 414 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.002415 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 160.525117 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 60.430298 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004899 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001844 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006743 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 160.626019 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 60.276472 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004902 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001839 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006741 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits @@ -702,17 +597,17 @@ system.cpu.l2cache.demand_misses::total 487 # nu system.cpu.l2cache.overall_misses::cpu.inst 313 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 174 # number of overall misses system.cpu.l2cache.overall_misses::total 487 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14981000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5921000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 20902000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3727500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3727500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 14981000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9648500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 24629500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 14981000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9648500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 24629500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 15078000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6210500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 21288500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3737500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3737500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 15078000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9948000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 25026000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 15078000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9948000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 25026000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 314 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 101 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 415 # number of ReadReq accesses(hits+misses) @@ -735,17 +630,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.997951 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996815 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.997951 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47862.619808 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58623.762376 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 50487.922705 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 51061.643836 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 51061.643836 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47862.619808 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 55451.149425 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 50573.921971 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47862.619808 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 55451.149425 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 50573.921971 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 48172.523962 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 61490.099010 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 51421.497585 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 51198.630137 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 51198.630137 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 48172.523962 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 57172.413793 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51388.090349 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 48172.523962 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 57172.413793 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51388.090349 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -765,17 +660,17 @@ system.cpu.l2cache.demand_mshr_misses::total 487 system.cpu.l2cache.overall_mshr_misses::cpu.inst 313 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 487 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11042494 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4678584 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15721078 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2834058 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2834058 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11042494 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7512642 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 18555136 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11042494 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7512642 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 18555136 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11136994 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4966088 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 16103082 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2842064 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2842064 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11136994 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7808152 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 18945146 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11136994 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7808152 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 18945146 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997590 # mshr miss rate for ReadReq accesses @@ -787,17 +682,123 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.997951 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.997951 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35279.533546 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46322.613861 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37973.618357 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38822.712329 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38822.712329 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35279.533546 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 43176.103448 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38100.895277 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35279.533546 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 43176.103448 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38100.895277 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35581.450479 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 49169.188119 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 38896.333333 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38932.383562 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38932.383562 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35581.450479 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 44874.436782 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38901.737166 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35581.450479 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 44874.436782 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38901.737166 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 0 # number of replacements +system.cpu.dcache.tagsinuse 107.834334 # Cycle average of tags in use +system.cpu.dcache.total_refs 2264 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 174 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 13.011494 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 107.834334 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.026327 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.026327 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1758 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1758 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 506 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 2264 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2264 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2264 # number of overall hits +system.cpu.dcache.overall_hits::total 2264 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 169 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 169 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 359 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 528 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 528 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 528 # number of overall misses +system.cpu.dcache.overall_misses::total 528 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 9065500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 9065500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 15837484 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 15837484 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 24902984 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 24902984 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 24902984 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 24902984 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1927 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1927 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 2792 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2792 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2792 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2792 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.087701 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.087701 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.189112 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.189112 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.189112 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.189112 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53642.011834 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 53642.011834 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44115.554318 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 44115.554318 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 47164.742424 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 47164.742424 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 47164.742424 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 47164.742424 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 801 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 26 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 30.807692 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 68 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 68 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 286 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 286 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 354 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 354 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 354 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 354 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 101 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 174 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6319000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 6319000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3813500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3813500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10132500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10132500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10132500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10132500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.052413 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.052413 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.062321 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.062321 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.062321 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.062321 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62564.356436 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62564.356436 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52239.726027 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52239.726027 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58232.758621 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 58232.758621 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58232.758621 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 58232.758621 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini index 35d1c924c..4d782f4dd 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=DerivO3CPU -children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -78,6 +78,7 @@ iewToFetchDelay=1 iewToRenameDelay=1 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa issueToExecuteDelay=1 issueWidth=8 itb=system.cpu.itb @@ -129,18 +130,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -423,18 +424,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -448,6 +449,9 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=AlphaInterrupts +[system.cpu.isa] +type=AlphaISA + [system.cpu.itb] type=AlphaTLB size=48 @@ -455,24 +459,24 @@ size=48 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -482,10 +486,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -500,7 +504,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/alpha/tru64/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/alpha/tru64/hello gid=100 input=cin max_stack_size=67108864 @@ -522,15 +526,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout index 07442c5d8..8f40149c5 100755 --- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 2 2012 08:30:56 -gem5 started Jul 2 2012 09:08:29 -gem5 executing on zizzer -command line: build/ALPHA/gem5.fast -d build/ALPHA/tests/fast/quick/se/00.hello/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/fast/quick/se/00.hello/alpha/tru64/o3-timing +gem5 compiled Oct 30 2012 11:02:14 +gem5 started Oct 30 2012 11:20:24 +gem5 executing on u200540-lin +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello world! -Exiting @ tick 7252000 because target called exit() +Exiting @ tick 9059000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt index 9eea9fb92..f9cbb8511 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000009 # Number of seconds simulated -sim_ticks 9061000 # Number of ticks simulated -final_tick 9061000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 9059000 # Number of ticks simulated +final_tick 9059000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 62320 # Simulator instruction rate (inst/s) -host_op_rate 62299 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 236406021 # Simulator tick rate (ticks/s) -host_mem_usage 216020 # Number of bytes of host memory used -host_seconds 0.04 # Real time elapsed on the host +host_inst_rate 28083 # Simulator instruction rate (inst/s) +host_op_rate 28078 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 106544733 # Simulator tick rate (ticks/s) +host_mem_usage 213348 # Number of bytes of host memory used +host_seconds 0.09 # Real time elapsed on the host sim_insts 2387 # Number of instructions simulated sim_ops 2387 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 11968 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 11968 # Nu system.physmem.num_reads::cpu.inst 187 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 85 # Number of read requests responded to by this memory system.physmem.num_reads::total 272 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1320825516 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 600375235 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1921200750 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1320825516 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1320825516 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1320825516 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 600375235 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1921200750 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1321117121 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 600507782 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1921624903 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1321117121 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1321117121 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1321117121 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 600507782 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1921624903 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 272 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 272 # Reqs generatd by CPU via cache - shady @@ -36,7 +36,7 @@ system.physmem.bytesConsumedRd 17408 # by system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 39 # Track reads on a per bank basis +system.physmem.perBankRdReqs::0 38 # Track reads on a per bank basis system.physmem.perBankRdReqs::1 22 # Track reads on a per bank basis system.physmem.perBankRdReqs::2 2 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 1 # Track reads on a per bank basis @@ -50,7 +50,7 @@ system.physmem.perBankRdReqs::10 27 # Tr system.physmem.perBankRdReqs::11 24 # Track reads on a per bank basis system.physmem.perBankRdReqs::12 0 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 36 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 21 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 22 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 16 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis @@ -70,7 +70,7 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 8992500 # Total gap between requests +system.physmem.totGap 8990500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -100,8 +100,8 @@ system.physmem.neitherpktsize::7 0 # ca system.physmem.neitherpktsize::8 0 # categorize neither packet sizes system.physmem.rdQLenPdf::0 149 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 88 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 27 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 7 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 28 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 6 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -164,47 +164,47 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 1105772 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 6813772 # Sum of mem lat for all requests +system.physmem.totQLat 1180771 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 6930771 # Sum of mem lat for all requests system.physmem.totBusLat 1088000 # Total cycles spent in databus access -system.physmem.totBankLat 4620000 # Total cycles spent in bank access -system.physmem.avgQLat 4065.34 # Average queueing delay per request -system.physmem.avgBankLat 16985.29 # Average bank access latency per request +system.physmem.totBankLat 4662000 # Total cycles spent in bank access +system.physmem.avgQLat 4341.07 # Average queueing delay per request +system.physmem.avgBankLat 17139.71 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 25050.63 # Average memory access latency -system.physmem.avgRdBW 1921.20 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 25480.78 # Average memory access latency +system.physmem.avgRdBW 1921.62 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1921.20 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1921.62 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 12.01 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.75 # Average read queue length over time +system.physmem.avgRdQLen 0.77 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time system.physmem.readRowHits 228 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 83.82 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 33060.66 # Average gap between requests +system.physmem.avgGap 33053.31 # Average gap between requests system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 743 # DTB read hits -system.cpu.dtb.read_misses 38 # DTB read misses +system.cpu.dtb.read_hits 717 # DTB read hits +system.cpu.dtb.read_misses 25 # DTB read misses system.cpu.dtb.read_acv 1 # DTB read access violations -system.cpu.dtb.read_accesses 781 # DTB read accesses -system.cpu.dtb.write_hits 387 # DTB write hits -system.cpu.dtb.write_misses 24 # DTB write misses +system.cpu.dtb.read_accesses 742 # DTB read accesses +system.cpu.dtb.write_hits 359 # DTB write hits +system.cpu.dtb.write_misses 19 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 411 # DTB write accesses -system.cpu.dtb.data_hits 1130 # DTB hits -system.cpu.dtb.data_misses 62 # DTB misses +system.cpu.dtb.write_accesses 378 # DTB write accesses +system.cpu.dtb.data_hits 1076 # DTB hits +system.cpu.dtb.data_misses 44 # DTB misses system.cpu.dtb.data_acv 1 # DTB access violations -system.cpu.dtb.data_accesses 1192 # DTB accesses -system.cpu.itb.fetch_hits 1097 # ITB hits +system.cpu.dtb.data_accesses 1120 # DTB accesses +system.cpu.itb.fetch_hits 1063 # ITB hits system.cpu.itb.fetch_misses 30 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 1127 # ITB accesses +system.cpu.itb.fetch_accesses 1093 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -218,245 +218,245 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 4 # Number of system calls -system.cpu.numCycles 18123 # number of cpu cycles simulated +system.cpu.numCycles 18119 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 1200 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 612 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 260 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 849 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 266 # Number of BTB hits +system.cpu.BPredUnit.lookups 1180 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 594 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 261 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 806 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 235 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 229 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.usedRAS 227 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 39 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 4258 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 7288 # Number of instructions fetch has processed -system.cpu.fetch.Branches 1200 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 495 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 1268 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 917 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 438 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 4211 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 7069 # Number of instructions fetch has processed +system.cpu.fetch.Branches 1180 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 462 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 1219 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 881 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 344 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 18 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 961 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingTrapStallCycles 959 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 1097 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 187 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 7579 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.961604 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.365122 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 1063 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 190 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 7350 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.961769 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.375037 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 6311 83.27% 83.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 53 0.70% 83.97% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 134 1.77% 85.74% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 102 1.35% 87.08% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 181 2.39% 89.47% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 82 1.08% 90.55% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 68 0.90% 91.45% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 65 0.86% 92.31% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 583 7.69% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 6131 83.41% 83.41% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 57 0.78% 84.19% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 120 1.63% 85.82% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 95 1.29% 87.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 168 2.29% 89.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 73 0.99% 90.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 67 0.91% 91.31% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 64 0.87% 92.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 575 7.82% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 7579 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.066214 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.402141 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 5340 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 471 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 1207 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 14 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 547 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 173 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 82 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 6471 # Number of instructions handled by decode +system.cpu.fetch.rateDist::total 7350 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.065125 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.390143 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 5296 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 369 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 1168 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 7 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 510 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 170 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 81 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 6269 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 293 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 547 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 5441 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 165 # Number of cycles rename is blocking +system.cpu.rename.SquashCycles 510 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 5398 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 91 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 250 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 1119 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 57 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 6174 # Number of instructions processed by rename -system.cpu.rename.IQFullEvents 29 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 19 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 4474 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 6979 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 6967 # Number of integer rename lookups +system.cpu.rename.RunCycles 1075 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 26 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 5981 # Number of instructions processed by rename +system.cpu.rename.IQFullEvents 1 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 16 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 4351 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 6729 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 6717 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 12 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1768 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 2706 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 2583 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 8 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 6 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 162 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 1006 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 508 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 0 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 5283 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.rename.skidInsts 121 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 979 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 463 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 3 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 5055 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 6 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 4254 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 65 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 2663 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 1563 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 4086 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 54 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 2501 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 1445 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 7579 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.561288 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.273203 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 7350 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.555918 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.264810 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 5858 77.29% 77.29% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 621 8.19% 85.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 415 5.48% 90.96% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 261 3.44% 94.41% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 216 2.85% 97.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 132 1.74% 99.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 51 0.67% 99.67% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 10 0.13% 99.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 15 0.20% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 5719 77.81% 77.81% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 555 7.55% 85.36% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 404 5.50% 90.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 261 3.55% 94.41% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 214 2.91% 97.32% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 126 1.71% 99.03% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 50 0.68% 99.71% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 14 0.19% 99.90% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 7 0.10% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 7579 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 7350 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 1 2.13% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.13% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 22 46.81% 48.94% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 24 51.06% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 3 6.82% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.82% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 19 43.18% 50.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 22 50.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 2999 70.50% 70.50% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.02% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.52% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 829 19.49% 90.01% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 425 9.99% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 2910 71.22% 71.22% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.02% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 71.24% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 789 19.31% 90.55% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 386 9.45% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 4254 # Type of FU issued -system.cpu.iq.rate 0.234729 # Inst issue rate -system.cpu.iq.fu_busy_cnt 47 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.011048 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 16186 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 7949 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 3830 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 4086 # Type of FU issued +system.cpu.iq.rate 0.225509 # Inst issue rate +system.cpu.iq.fu_busy_cnt 44 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.010768 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 15607 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 7560 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 3685 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 13 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 6 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 6 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 4294 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 4123 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 7 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 34 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 36 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 591 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 564 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 5 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 214 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 169 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 10 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 9 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 547 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 149 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 5 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 5652 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 108 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 1006 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 508 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 510 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 82 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 4 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 5405 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 124 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 979 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 463 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 6 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 5 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 62 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 155 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 217 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 4043 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 782 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 211 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedTakenIncorrect 57 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 161 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 218 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 3887 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 743 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 199 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 363 # number of nop insts executed -system.cpu.iew.exec_refs 1193 # number of memory reference insts executed -system.cpu.iew.exec_branches 672 # Number of branches executed -system.cpu.iew.exec_stores 411 # Number of stores executed -system.cpu.iew.exec_rate 0.223087 # Inst execution rate -system.cpu.iew.wb_sent 3934 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 3836 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1789 # num instructions producing a value -system.cpu.iew.wb_consumers 2358 # num instructions consuming a value +system.cpu.iew.exec_nop 344 # number of nop insts executed +system.cpu.iew.exec_refs 1121 # number of memory reference insts executed +system.cpu.iew.exec_branches 656 # Number of branches executed +system.cpu.iew.exec_stores 378 # Number of stores executed +system.cpu.iew.exec_rate 0.214526 # Inst execution rate +system.cpu.iew.wb_sent 3770 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 3691 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1735 # num instructions producing a value +system.cpu.iew.wb_consumers 2218 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.211665 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.758694 # average fanout of values written-back +system.cpu.iew.wb_rate 0.203709 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.782236 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 3067 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 2808 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 4 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 182 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 7032 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.366325 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.202351 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 183 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 6840 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.376608 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.234221 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 6145 87.39% 87.39% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 219 3.11% 90.50% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 312 4.44% 94.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 120 1.71% 96.64% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 65 0.92% 97.57% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 56 0.80% 98.36% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 33 0.47% 98.83% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 21 0.30% 99.13% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 61 0.87% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 5975 87.35% 87.35% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 201 2.94% 90.29% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 309 4.52% 94.81% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 115 1.68% 96.49% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 68 0.99% 97.49% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 49 0.72% 98.20% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 33 0.48% 98.68% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 23 0.34% 99.02% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 67 0.98% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 7032 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 6840 # Number of insts commited each cycle system.cpu.commit.committedInsts 2576 # Number of instructions committed system.cpu.commit.committedOps 2576 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -467,69 +467,69 @@ system.cpu.commit.branches 396 # Nu system.cpu.commit.fp_insts 6 # Number of committed floating point instructions. system.cpu.commit.int_insts 2367 # Number of committed integer instructions. system.cpu.commit.function_calls 71 # Number of function calls committed. -system.cpu.commit.bw_lim_events 61 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 67 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 12367 # The number of ROB reads -system.cpu.rob.rob_writes 11843 # The number of ROB writes +system.cpu.rob.rob_reads 11910 # The number of ROB reads +system.cpu.rob.rob_writes 11291 # The number of ROB writes system.cpu.timesIdled 164 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 10544 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.idleCycles 10769 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 2387 # Number of Instructions Simulated system.cpu.committedOps 2387 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 2387 # Number of Instructions Simulated -system.cpu.cpi 7.592375 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.592375 # CPI: Total CPI of All Threads -system.cpu.ipc 0.131711 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.131711 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 4904 # number of integer regfile reads -system.cpu.int_regfile_writes 2974 # number of integer regfile writes +system.cpu.cpi 7.590700 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.590700 # CPI: Total CPI of All Threads +system.cpu.ipc 0.131740 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.131740 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 4685 # number of integer regfile reads +system.cpu.int_regfile_writes 2864 # number of integer regfile writes system.cpu.fp_regfile_reads 6 # number of floating regfile reads system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 92.415859 # Cycle average of tags in use -system.cpu.icache.total_refs 849 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 92.986102 # Cycle average of tags in use +system.cpu.icache.total_refs 813 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 187 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 4.540107 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 4.347594 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 92.415859 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.045125 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.045125 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 849 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 849 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 849 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 849 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 849 # number of overall hits -system.cpu.icache.overall_hits::total 849 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 248 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 248 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 248 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 248 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 248 # number of overall misses -system.cpu.icache.overall_misses::total 248 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 11771499 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 11771499 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 11771499 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 11771499 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 11771499 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 11771499 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1097 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1097 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1097 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1097 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1097 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1097 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.226071 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.226071 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.226071 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.226071 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.226071 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.226071 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47465.721774 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 47465.721774 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 47465.721774 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 47465.721774 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 47465.721774 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 47465.721774 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 92.986102 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.045403 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.045403 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 813 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 813 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 813 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 813 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 813 # number of overall hits +system.cpu.icache.overall_hits::total 813 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 250 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 250 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 250 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 250 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 250 # number of overall misses +system.cpu.icache.overall_misses::total 250 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 11955999 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 11955999 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 11955999 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 11955999 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 11955999 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 11955999 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1063 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1063 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1063 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1063 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1063 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1063 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.235183 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.235183 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.235183 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.235183 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.235183 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.235183 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47823.996000 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 47823.996000 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 47823.996000 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 47823.996000 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 47823.996000 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 47823.996000 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 102 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 3 # number of cycles access was blocked @@ -538,154 +538,48 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs 34 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 61 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 61 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 61 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 61 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 61 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 61 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 63 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 63 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 63 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 63 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 63 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 63 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 187 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 187 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 187 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 187 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 187 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 187 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9118999 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 9118999 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 9118999 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 9118999 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 9118999 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 9118999 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.170465 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.170465 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.170465 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.170465 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.170465 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.170465 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48764.700535 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48764.700535 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48764.700535 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 48764.700535 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48764.700535 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 48764.700535 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9236999 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 9236999 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 9236999 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 9236999 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 9236999 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 9236999 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.175917 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.175917 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.175917 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.175917 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.175917 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.175917 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49395.716578 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49395.716578 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49395.716578 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 49395.716578 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49395.716578 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 49395.716578 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 45.370052 # Cycle average of tags in use -system.cpu.dcache.total_refs 789 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 85 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 9.282353 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 45.370052 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.011077 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.011077 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 576 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 576 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 213 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 213 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 789 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 789 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 789 # number of overall hits -system.cpu.dcache.overall_hits::total 789 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 123 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 123 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 81 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 81 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 204 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 204 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 204 # number of overall misses -system.cpu.dcache.overall_misses::total 204 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5446500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5446500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 4115000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 4115000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 9561500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 9561500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 9561500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 9561500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 699 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 699 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 294 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 294 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 993 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 993 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 993 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 993 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.175966 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.175966 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.275510 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.275510 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.205438 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.205438 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.205438 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.205438 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44280.487805 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 44280.487805 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50802.469136 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 50802.469136 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 46870.098039 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 46870.098039 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 46870.098039 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 46870.098039 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 85 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 28.333333 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 62 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 62 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 57 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 57 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 119 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 119 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 119 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 119 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 61 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 24 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 24 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 85 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 85 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 85 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 85 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3349500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3349500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1349000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1349000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4698500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 4698500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4698500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 4698500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.087268 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.087268 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081633 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081633 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.085599 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.085599 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.085599 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.085599 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54909.836066 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54909.836066 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56208.333333 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56208.333333 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55276.470588 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 55276.470588 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55276.470588 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 55276.470588 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 121.264296 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 121.901566 # Cycle average of tags in use system.cpu.l2cache.total_refs 0 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 248 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 92.675015 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 28.589281 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.002828 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.000872 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.003701 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 93.245260 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 28.656305 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.002846 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.000875 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.003720 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_misses::cpu.inst 187 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 61 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 248 # number of ReadReq misses @@ -697,17 +591,17 @@ system.cpu.l2cache.demand_misses::total 272 # nu system.cpu.l2cache.overall_misses::cpu.inst 187 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 85 # number of overall misses system.cpu.l2cache.overall_misses::total 272 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 8931000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3288500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 12219500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1323500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 1323500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 8931000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 4612000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 13543000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 8931000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 4612000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 13543000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 9049000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3265500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 12314500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1324000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 1324000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 9049000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 4589500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 13638500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 9049000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 4589500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 13638500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 187 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 61 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 248 # number of ReadReq accesses(hits+misses) @@ -730,17 +624,17 @@ system.cpu.l2cache.demand_miss_rate::total 1 # system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 1 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47759.358289 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 53909.836066 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 49272.177419 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 55145.833333 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 55145.833333 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47759.358289 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54258.823529 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 49790.441176 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47759.358289 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54258.823529 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 49790.441176 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 48390.374332 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 53532.786885 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 49655.241935 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 55166.666667 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 55166.666667 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 48390.374332 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 53994.117647 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 50141.544118 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 48390.374332 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 53994.117647 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 50141.544118 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -760,17 +654,17 @@ system.cpu.l2cache.demand_mshr_misses::total 272 system.cpu.l2cache.overall_mshr_misses::cpu.inst 187 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 85 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 272 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 6582780 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2536058 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 9118838 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 6701279 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2512062 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 9213341 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1027024 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1027024 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 6582780 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 3563082 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 10145862 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 6582780 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3563082 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 10145862 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 6701279 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 3539086 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 10240365 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 6701279 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3539086 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 10240365 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses @@ -782,17 +676,123 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 1 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35202.032086 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 41574.721311 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36769.508065 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35835.716578 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 41181.344262 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37150.568548 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 42792.666667 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 42792.666667 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35202.032086 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 41918.611765 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 37300.963235 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35202.032086 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 41918.611765 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 37300.963235 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35835.716578 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 41636.305882 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 37648.400735 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35835.716578 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 41636.305882 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 37648.400735 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 0 # number of replacements +system.cpu.dcache.tagsinuse 45.425217 # Cycle average of tags in use +system.cpu.dcache.total_refs 774 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 85 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 9.105882 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 45.425217 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.011090 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.011090 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 561 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 561 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 213 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 213 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 774 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 774 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 774 # number of overall hits +system.cpu.dcache.overall_hits::total 774 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 111 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 111 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 81 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 81 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 192 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 192 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 192 # number of overall misses +system.cpu.dcache.overall_misses::total 192 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5152500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5152500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 4115500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 4115500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 9268000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 9268000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 9268000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 9268000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 672 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 672 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 294 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 294 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 966 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 966 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 966 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 966 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.165179 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.165179 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.275510 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.275510 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.198758 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.198758 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.198758 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.198758 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46418.918919 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 46418.918919 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50808.641975 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 50808.641975 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 48270.833333 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 48270.833333 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 48270.833333 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 48270.833333 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 69 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 23 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 50 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 50 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 57 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 57 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 107 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 107 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 107 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 107 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 61 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 24 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 24 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 85 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 85 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 85 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 85 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3326500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3326500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1349500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 1349500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4676000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 4676000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4676000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 4676000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.090774 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.090774 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081633 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081633 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.087992 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.087992 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.087992 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.087992 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54532.786885 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54532.786885 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56229.166667 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56229.166667 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55011.764706 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 55011.764706 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55011.764706 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 55011.764706 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini index 6e3934424..6a6ed7d49 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -128,7 +128,7 @@ icache_port=system.cpu.icache.cpu_side type=O3Checker children=dtb itb tracer checker=Null -clock=1 +clock=500 cpu_id=0 defer_registration=false do_checkpoint_insts=true @@ -161,7 +161,7 @@ walker=system.cpu.checker.dtb.walker [system.cpu.checker.dtb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[5] @@ -174,7 +174,7 @@ walker=system.cpu.checker.itb.walker [system.cpu.checker.itb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[4] @@ -187,18 +187,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -217,7 +217,7 @@ walker=system.cpu.dtb.walker [system.cpu.dtb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[3] @@ -490,18 +490,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -523,7 +523,7 @@ walker=system.cpu.itb.walker [system.cpu.itb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[2] @@ -531,24 +531,24 @@ port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -558,10 +558,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.checker.itb.walker.port system.cpu.checker.dtb.walker.port @@ -598,15 +598,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout index 425371c96..edb619587 100755 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout @@ -1,11 +1,11 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 21 2012 11:19:00 -gem5 started Sep 21 2012 11:20:03 +gem5 compiled Nov 1 2012 15:18:10 +gem5 started Nov 1 2012 22:40:56 gem5 executing on u200540-lin command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 10738000 because target called exit() +Exiting @ tick 13371000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt index ccb8279d9..0b4c661be 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt @@ -1,47 +1,47 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000013 # Number of seconds simulated -sim_ticks 13414500 # Number of ticks simulated -final_tick 13414500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 13371000 # Number of ticks simulated +final_tick 13371000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 59216 # Simulator instruction rate (inst/s) -host_op_rate 73866 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 172781643 # Simulator tick rate (ticks/s) -host_mem_usage 231444 # Number of bytes of host memory used -host_seconds 0.08 # Real time elapsed on the host +host_inst_rate 32660 # Simulator instruction rate (inst/s) +host_op_rate 40743 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 94998008 # Simulator tick rate (ticks/s) +host_mem_usage 228356 # Number of bytes of host memory used +host_seconds 0.14 # Real time elapsed on the host sim_insts 4596 # Number of instructions simulated sim_ops 5734 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 17792 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 17408 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 7808 # Number of bytes read from this memory -system.physmem.bytes_read::total 25600 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 17792 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 17792 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 278 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 25216 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 17408 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 17408 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 272 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory -system.physmem.num_reads::total 400 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1326325991 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 582056730 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1908382720 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1326325991 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1326325991 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1326325991 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 582056730 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1908382720 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 401 # Total number of read requests seen +system.physmem.num_reads::total 394 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1301922070 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 583950340 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1885872410 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1301922070 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1301922070 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1301922070 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 583950340 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1885872410 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 394 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 401 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 25600 # Total number of bytes read from memory +system.physmem.cpureqs 394 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 25216 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 25600 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 25216 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed system.physmem.perBankRdReqs::0 48 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 44 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 45 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 11 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 42 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 43 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 12 # Track reads on a per bank basis system.physmem.perBankRdReqs::4 24 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 26 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 24 # Track reads on a per bank basis system.physmem.perBankRdReqs::6 62 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 22 # Track reads on a per bank basis system.physmem.perBankRdReqs::8 10 # Track reads on a per bank basis @@ -50,7 +50,7 @@ system.physmem.perBankRdReqs::10 28 # Tr system.physmem.perBankRdReqs::11 12 # Track reads on a per bank basis system.physmem.perBankRdReqs::12 34 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 1 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 16 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 14 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 2 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 13356500 # Total gap between requests +system.physmem.totGap 13312500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 401 # Categorize read packet sizes +system.physmem.readPktSize::6 394 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -98,13 +98,13 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 202 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 197 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 130 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 47 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 18 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 46 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see @@ -164,27 +164,27 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 2497399 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 10737399 # Sum of mem lat for all requests -system.physmem.totBusLat 1604000 # Total cycles spent in databus access -system.physmem.totBankLat 6636000 # Total cycles spent in bank access -system.physmem.avgQLat 6227.93 # Average queueing delay per request -system.physmem.avgBankLat 16548.63 # Average bank access latency per request +system.physmem.totQLat 2460894 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 10560894 # Sum of mem lat for all requests +system.physmem.totBusLat 1576000 # Total cycles spent in databus access +system.physmem.totBankLat 6524000 # Total cycles spent in bank access +system.physmem.avgQLat 6245.92 # Average queueing delay per request +system.physmem.avgBankLat 16558.38 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 26776.56 # Average memory access latency -system.physmem.avgRdBW 1908.38 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 26804.30 # Average memory access latency +system.physmem.avgRdBW 1885.87 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1908.38 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1885.87 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 11.93 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.80 # Average read queue length over time +system.physmem.busUtil 11.79 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.79 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 326 # Number of row buffer hits during reads +system.physmem.readRowHits 319 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.30 # Row buffer hit rate for reads +system.physmem.readRowHitRate 80.96 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 33307.98 # Average gap between requests +system.physmem.avgGap 33788.07 # Average gap between requests system.cpu.checker.dtb.inst_hits 0 # ITB inst hits system.cpu.checker.dtb.inst_misses 0 # ITB inst misses system.cpu.checker.dtb.read_hits 0 # DTB read hits @@ -273,245 +273,244 @@ system.cpu.itb.inst_accesses 0 # IT system.cpu.itb.hits 0 # DTB hits system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses -system.cpu.numCycles 26830 # number of cpu cycles simulated +system.cpu.numCycles 26743 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 2508 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 1799 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 498 # Number of conditional branches incorrect +system.cpu.BPredUnit.lookups 2505 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 1796 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 487 # Number of conditional branches incorrect system.cpu.BPredUnit.BTBLookups 1974 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 704 # Number of BTB hits +system.cpu.BPredUnit.BTBHits 707 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 266 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 59 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 7071 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 12196 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2508 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 970 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2652 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1649 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 2420 # Number of cycles fetch has spent blocked +system.cpu.BPredUnit.usedRAS 294 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 71 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 6899 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 12026 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2505 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1001 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2655 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1629 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 2242 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 7 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 1943 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 295 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 13279 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.153249 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.570575 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 1960 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 284 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 12915 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.180488 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.590506 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10627 80.03% 80.03% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 220 1.66% 81.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 202 1.52% 83.21% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 225 1.69% 84.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 209 1.57% 86.47% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 282 2.12% 88.60% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 101 0.76% 89.36% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 141 1.06% 90.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1272 9.58% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10260 79.44% 79.44% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 225 1.74% 81.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 205 1.59% 82.77% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 227 1.76% 84.53% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 222 1.72% 86.25% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 276 2.14% 88.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 95 0.74% 89.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 148 1.15% 90.27% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1257 9.73% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 13279 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.093477 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.454566 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 7059 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 2739 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2440 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 72 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 969 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 383 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 164 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 13357 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 554 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 969 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7319 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 464 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 2037 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2245 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 245 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 12559 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 5 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 21 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 194 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 12597 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 57182 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 56886 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 296 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 12915 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.093669 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.449688 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 6881 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 2556 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2446 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 963 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 391 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 160 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 13341 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 963 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 7146 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 329 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 2019 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2247 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 211 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 12572 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 3 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 170 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 12584 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 57100 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 56740 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 360 # Number of floating rename lookups system.cpu.rename.CommittedMaps 5681 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6916 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 49 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 46 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 809 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2771 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1606 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 40 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 23 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 11289 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 54 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8896 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 98 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 5254 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 14761 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 16 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 13279 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.669930 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.363134 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 6903 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 44 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 41 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 683 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2803 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1586 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 36 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 13 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 11253 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 53 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 8988 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 116 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 5232 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 14387 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 15 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 12915 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.695935 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.400594 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9645 72.63% 72.63% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1397 10.52% 83.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 791 5.96% 89.11% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 553 4.16% 93.28% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 448 3.37% 96.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 269 2.03% 98.67% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 121 0.91% 99.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 45 0.34% 99.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 10 0.08% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9326 72.21% 72.21% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1316 10.19% 82.40% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 809 6.26% 88.66% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 539 4.17% 92.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 464 3.59% 96.43% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 270 2.09% 98.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 121 0.94% 99.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 55 0.43% 99.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 15 0.12% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 13279 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 12915 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 4 1.86% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 140 65.12% 66.98% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 71 33.02% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 6 2.63% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 144 63.16% 65.79% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 78 34.21% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 5371 60.38% 60.38% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 7 0.08% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.49% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2303 25.89% 86.38% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1212 13.62% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 5409 60.18% 60.18% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 7 0.08% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.29% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.29% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.29% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.29% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2349 26.13% 86.43% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1220 13.57% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8896 # Type of FU issued -system.cpu.iq.rate 0.331569 # Inst issue rate -system.cpu.iq.fu_busy_cnt 215 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.024168 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31348 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 16565 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 8055 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8988 # Type of FU issued +system.cpu.iq.rate 0.336088 # Inst issue rate +system.cpu.iq.fu_busy_cnt 228 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.025367 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 31199 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 16508 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 8093 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 48 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 9091 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 9196 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 59 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 57 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1570 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1602 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 19 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 667 # Number of stores squashed +system.cpu.iew.lsq.thread0.memOrderViolation 21 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 647 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 3 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 969 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 273 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 24 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 11344 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 97 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2771 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1606 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 41 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 15 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewSquashCycles 963 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 192 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 17 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 11306 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 103 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2803 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1586 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 40 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 19 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 101 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 286 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 387 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 8505 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2110 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 391 # Number of squashed instructions skipped in execute +system.cpu.iew.memOrderViolationEvents 21 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 110 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 276 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 386 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 8564 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2136 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 424 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1 # number of nop insts executed -system.cpu.iew.exec_refs 3284 # number of memory reference insts executed -system.cpu.iew.exec_branches 1437 # Number of branches executed -system.cpu.iew.exec_stores 1174 # Number of stores executed -system.cpu.iew.exec_rate 0.316996 # Inst execution rate -system.cpu.iew.wb_sent 8217 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 8071 # cumulative count of insts written-back -system.cpu.iew.wb_producers 3897 # num instructions producing a value -system.cpu.iew.wb_consumers 7827 # num instructions consuming a value +system.cpu.iew.exec_nop 0 # number of nop insts executed +system.cpu.iew.exec_refs 3300 # number of memory reference insts executed +system.cpu.iew.exec_branches 1446 # Number of branches executed +system.cpu.iew.exec_stores 1164 # Number of stores executed +system.cpu.iew.exec_rate 0.320233 # Inst execution rate +system.cpu.iew.wb_sent 8265 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 8109 # cumulative count of insts written-back +system.cpu.iew.wb_producers 3899 # num instructions producing a value +system.cpu.iew.wb_consumers 7837 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.300820 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.497892 # average fanout of values written-back +system.cpu.iew.wb_rate 0.303220 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.497512 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 5615 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 5577 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 38 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 339 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12311 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.465762 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.295726 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 332 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 11953 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.479712 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.312760 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10015 81.35% 81.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1085 8.81% 90.16% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 395 3.21% 93.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 260 2.11% 95.48% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 181 1.47% 96.95% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 168 1.36% 98.32% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 52 0.42% 98.74% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 37 0.30% 99.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 118 0.96% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 9663 80.84% 80.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1075 8.99% 89.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 398 3.33% 93.16% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 258 2.16% 95.32% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 183 1.53% 96.85% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 172 1.44% 98.29% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 50 0.42% 98.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 35 0.29% 99.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 119 1.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12311 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 11953 # Number of insts commited each cycle system.cpu.commit.committedInsts 4596 # Number of instructions committed system.cpu.commit.committedOps 5734 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -522,69 +521,69 @@ system.cpu.commit.branches 1008 # Nu system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. system.cpu.commit.int_insts 4980 # Number of committed integer instructions. system.cpu.commit.function_calls 82 # Number of function calls committed. -system.cpu.commit.bw_lim_events 118 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 119 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23385 # The number of ROB reads -system.cpu.rob.rob_writes 23680 # The number of ROB writes -system.cpu.timesIdled 222 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 13551 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 22988 # The number of ROB reads +system.cpu.rob.rob_writes 23599 # The number of ROB writes +system.cpu.timesIdled 223 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 13828 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 4596 # Number of Instructions Simulated system.cpu.committedOps 5734 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 4596 # Number of Instructions Simulated -system.cpu.cpi 5.837685 # CPI: Cycles Per Instruction -system.cpu.cpi_total 5.837685 # CPI: Total CPI of All Threads -system.cpu.ipc 0.171301 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.171301 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 39120 # number of integer regfile reads -system.cpu.int_regfile_writes 7969 # number of integer regfile writes +system.cpu.cpi 5.818755 # CPI: Cycles Per Instruction +system.cpu.cpi_total 5.818755 # CPI: Total CPI of All Threads +system.cpu.ipc 0.171858 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.171858 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 39369 # number of integer regfile reads +system.cpu.int_regfile_writes 8027 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 15172 # number of misc regfile reads +system.cpu.misc_regfile_reads 15007 # number of misc regfile reads system.cpu.misc_regfile_writes 26 # number of misc regfile writes system.cpu.icache.replacements 4 # number of replacements -system.cpu.icache.tagsinuse 148.334500 # Cycle average of tags in use -system.cpu.icache.total_refs 1570 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 298 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 5.268456 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 147.796211 # Cycle average of tags in use +system.cpu.icache.total_refs 1601 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 292 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 5.482877 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 148.334500 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.072429 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.072429 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1570 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1570 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1570 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1570 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1570 # number of overall hits -system.cpu.icache.overall_hits::total 1570 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 373 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 373 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 373 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 373 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 373 # number of overall misses -system.cpu.icache.overall_misses::total 373 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 17664000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 17664000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 17664000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 17664000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 17664000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 17664000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1943 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1943 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1943 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1943 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1943 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1943 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.191971 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.191971 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.191971 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.191971 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.191971 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.191971 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47356.568365 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 47356.568365 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 47356.568365 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 47356.568365 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 47356.568365 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 47356.568365 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 147.796211 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.072166 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.072166 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1601 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1601 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1601 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1601 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1601 # number of overall hits +system.cpu.icache.overall_hits::total 1601 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 359 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 359 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 359 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 359 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 359 # number of overall misses +system.cpu.icache.overall_misses::total 359 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 17228000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 17228000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 17228000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 17228000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 17228000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 17228000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1960 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1960 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1960 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1960 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1960 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1960 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.183163 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.183163 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.183163 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.183163 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.183163 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.183163 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47988.857939 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 47988.857939 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 47988.857939 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 47988.857939 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 47988.857939 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 47988.857939 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 120 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked @@ -593,236 +592,236 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs 60 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 75 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 75 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 75 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 75 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 75 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 75 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 298 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 298 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 298 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 298 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 298 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 298 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14464500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 14464500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14464500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 14464500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14464500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 14464500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.153371 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.153371 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.153371 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.153371 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.153371 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.153371 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48538.590604 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48538.590604 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48538.590604 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 48538.590604 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48538.590604 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 48538.590604 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 67 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 67 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 67 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 67 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 67 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 67 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 292 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 292 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 292 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 292 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 292 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 292 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14228000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 14228000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14228000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 14228000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14228000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 14228000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148980 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.148980 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148980 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.148980 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148980 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.148980 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48726.027397 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48726.027397 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48726.027397 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 48726.027397 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48726.027397 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 48726.027397 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 86.306986 # Cycle average of tags in use -system.cpu.dcache.total_refs 2349 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 147 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 15.979592 # Average number of references to valid blocks. +system.cpu.dcache.tagsinuse 86.861870 # Cycle average of tags in use +system.cpu.dcache.total_refs 2396 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 146 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 16.410959 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 86.306986 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.021071 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.021071 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1728 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1728 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 596 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 596 # number of WriteReq hits +system.cpu.dcache.occ_blocks::cpu.data 86.861870 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.021207 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.021207 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1765 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1765 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 13 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 13 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 12 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 12 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 2324 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2324 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2324 # number of overall hits -system.cpu.dcache.overall_hits::total 2324 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 201 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 201 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 317 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 317 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 2371 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2371 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2371 # number of overall hits +system.cpu.dcache.overall_hits::total 2371 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 191 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 191 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 307 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 307 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 518 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 518 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 518 # number of overall misses -system.cpu.dcache.overall_misses::total 518 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 8747500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 8747500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 15091000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 15091000 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 498 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 498 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 498 # number of overall misses +system.cpu.dcache.overall_misses::total 498 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 8138000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 8138000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 14907500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 14907500 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 87500 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 87500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 23838500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 23838500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 23838500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 23838500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1929 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1929 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 23045500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 23045500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 23045500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 23045500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 15 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 15 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 12 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 12 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2842 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2842 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2842 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2842 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.104199 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.104199 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.347207 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.347207 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2869 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2869 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2869 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2869 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.097648 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.097648 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.336254 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.336254 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.133333 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.133333 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.182266 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.182266 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.182266 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.182266 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43519.900498 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 43519.900498 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47605.678233 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 47605.678233 # average WriteReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.173580 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.173580 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.173580 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.173580 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42607.329843 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 42607.329843 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48558.631922 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 48558.631922 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 43750 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 43750 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 46020.270270 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 46020.270270 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 46020.270270 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 46020.270270 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 7 # number of cycles access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 46276.104418 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 46276.104418 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 46276.104418 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 46276.104418 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 63 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 7 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 21 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 95 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 95 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 275 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 275 # number of WriteReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 85 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 85 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 266 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 266 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 370 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 370 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 370 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 370 # number of overall MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 351 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 351 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 351 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 351 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 106 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 106 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 42 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 42 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 148 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 148 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 148 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 148 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4906000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4906000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2418500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2418500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7324500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7324500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7324500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7324500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054951 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054951 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046002 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.046002 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.052076 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.052076 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.052076 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.052076 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46283.018868 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46283.018868 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57583.333333 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57583.333333 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49489.864865 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 49489.864865 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49489.864865 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 49489.864865 # average overall mshr miss latency +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 41 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 41 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4925000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4925000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2313500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2313500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7238500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7238500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7238500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7238500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46462.264151 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46462.264151 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56426.829268 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56426.829268 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49241.496599 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 49241.496599 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49241.496599 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 49241.496599 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 186.094427 # Cycle average of tags in use -system.cpu.l2cache.total_refs 41 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 358 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.114525 # Average number of references to valid blocks. +system.cpu.l2cache.tagsinuse 186.102289 # Cycle average of tags in use +system.cpu.l2cache.total_refs 40 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 353 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.113314 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 140.048248 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 46.046179 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004274 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001405 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 139.205724 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 46.896565 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004248 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001431 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::total 0.005679 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 21 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 41 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 40 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 21 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 41 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 20 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 40 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 21 # number of overall hits -system.cpu.l2cache.overall_hits::total 41 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 278 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 85 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 363 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 42 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 42 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 278 # number of demand (read+write) misses +system.cpu.l2cache.overall_hits::cpu.data 20 # number of overall hits +system.cpu.l2cache.overall_hits::total 40 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 272 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 86 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 358 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 41 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 41 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 272 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 127 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 405 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 278 # number of overall misses +system.cpu.l2cache.demand_misses::total 399 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 272 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses -system.cpu.l2cache.overall_misses::total 405 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 13965500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4578500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 18544000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2375500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 2375500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 13965500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 6954000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 20919500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 13965500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 6954000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 20919500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 298 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::total 399 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 13735000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4675000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 18410000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2271500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 2271500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 13735000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 6946500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 20681500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 13735000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 6946500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 20681500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 292 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 404 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 42 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 42 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 298 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 148 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 446 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 298 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 148 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 446 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.932886 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.801887 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.898515 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_accesses::total 398 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 41 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 41 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 292 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 439 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 292 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 439 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.931507 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.811321 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.899497 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.932886 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.858108 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.908072 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.932886 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.858108 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.908072 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50235.611511 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 53864.705882 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 51085.399449 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 56559.523810 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 56559.523810 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50235.611511 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54755.905512 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 51653.086420 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50235.611511 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54755.905512 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 51653.086420 # average overall miss latency +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.931507 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.863946 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.908884 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.931507 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.908884 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50496.323529 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 54360.465116 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 51424.581006 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 55402.439024 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 55402.439024 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50496.323529 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54696.850394 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51833.333333 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50496.323529 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54696.850394 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51833.333333 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -831,56 +830,56 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 4 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 4 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 4 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 4 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 4 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 278 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 5 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 5 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 5 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 272 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 81 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 359 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 42 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 42 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 278 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 123 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 401 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 278 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 123 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 401 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10474409 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3438066 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13912475 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1855540 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1855540 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10474409 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5293606 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 15768015 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10474409 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5293606 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 15768015 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.932886 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses::total 353 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 41 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 41 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 272 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 122 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 394 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 272 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 394 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10319402 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3455064 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13774466 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1764540 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1764540 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10319402 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5219604 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 15539006 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10319402 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5219604 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 15539006 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.931507 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.888614 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.886935 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.932886 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.831081 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.899103 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.932886 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.831081 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.899103 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37677.730216 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42445.259259 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 38753.412256 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 44179.523810 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 44179.523810 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37677.730216 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 43037.447154 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39321.733167 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37677.730216 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 43037.447154 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39321.733167 # average overall mshr miss latency +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.931507 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.897494 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.931507 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.897494 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37938.977941 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42655.111111 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39021.150142 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 43037.560976 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 43037.560976 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37938.977941 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42783.639344 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39439.101523 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37938.977941 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42783.639344 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39439.101523 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini index f5b7d940d..c182ad17a 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=DerivO3CPU -children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -78,6 +78,7 @@ iewToFetchDelay=1 iewToRenameDelay=1 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa issueToExecuteDelay=1 issueWidth=8 itb=system.cpu.itb @@ -129,18 +130,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -159,7 +160,7 @@ walker=system.cpu.dtb.walker [system.cpu.dtb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[3] @@ -432,18 +433,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -457,6 +458,23 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=ArmInterrupts +[system.cpu.isa] +type=ArmISA +fpsid=1090793632 +id_isar0=34607377 +id_isar1=34677009 +id_isar2=555950401 +id_isar3=17899825 +id_isar4=268501314 +id_isar5=0 +id_mmfr0=3 +id_mmfr1=0 +id_mmfr2=19070976 +id_mmfr3=4027589137 +id_pfr0=49 +id_pfr1=1 +midr=890224640 + [system.cpu.itb] type=ArmTLB children=walker @@ -465,7 +483,7 @@ walker=system.cpu.itb.walker [system.cpu.itb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[2] @@ -473,24 +491,24 @@ port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -500,10 +518,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port @@ -540,15 +558,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout index dc9a7546c..116fbeb57 100755 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout @@ -1,11 +1,11 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 21 2012 11:19:00 -gem5 started Sep 21 2012 11:19:07 +gem5 compiled Oct 30 2012 11:20:14 +gem5 started Oct 30 2012 18:52:17 gem5 executing on u200540-lin command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 10738000 because target called exit() +Exiting @ tick 13371000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt index 62de1d1aa..76131bc35 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt @@ -1,47 +1,47 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000013 # Number of seconds simulated -sim_ticks 13414500 # Number of ticks simulated -final_tick 13414500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 13371000 # Number of ticks simulated +final_tick 13371000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 64991 # Simulator instruction rate (inst/s) -host_op_rate 81070 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 189628588 # Simulator tick rate (ticks/s) -host_mem_usage 230428 # Number of bytes of host memory used -host_seconds 0.07 # Real time elapsed on the host +host_inst_rate 37264 # Simulator instruction rate (inst/s) +host_op_rate 46486 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 108387516 # Simulator tick rate (ticks/s) +host_mem_usage 228452 # Number of bytes of host memory used +host_seconds 0.12 # Real time elapsed on the host sim_insts 4596 # Number of instructions simulated sim_ops 5734 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 17792 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 17408 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 7808 # Number of bytes read from this memory -system.physmem.bytes_read::total 25600 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 17792 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 17792 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 278 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 25216 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 17408 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 17408 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 272 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory -system.physmem.num_reads::total 400 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1326325991 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 582056730 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1908382720 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1326325991 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1326325991 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1326325991 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 582056730 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1908382720 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 401 # Total number of read requests seen +system.physmem.num_reads::total 394 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1301922070 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 583950340 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1885872410 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1301922070 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1301922070 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1301922070 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 583950340 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1885872410 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 394 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 401 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 25600 # Total number of bytes read from memory +system.physmem.cpureqs 394 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 25216 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 25600 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 25216 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed system.physmem.perBankRdReqs::0 48 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 44 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 45 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 11 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 42 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 43 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 12 # Track reads on a per bank basis system.physmem.perBankRdReqs::4 24 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 26 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 24 # Track reads on a per bank basis system.physmem.perBankRdReqs::6 62 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 22 # Track reads on a per bank basis system.physmem.perBankRdReqs::8 10 # Track reads on a per bank basis @@ -50,7 +50,7 @@ system.physmem.perBankRdReqs::10 28 # Tr system.physmem.perBankRdReqs::11 12 # Track reads on a per bank basis system.physmem.perBankRdReqs::12 34 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 1 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 16 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 14 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 2 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 13356500 # Total gap between requests +system.physmem.totGap 13312500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 401 # Categorize read packet sizes +system.physmem.readPktSize::6 394 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -98,13 +98,13 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 202 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 197 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 130 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 47 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 18 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 46 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see @@ -164,27 +164,27 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 2497399 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 10737399 # Sum of mem lat for all requests -system.physmem.totBusLat 1604000 # Total cycles spent in databus access -system.physmem.totBankLat 6636000 # Total cycles spent in bank access -system.physmem.avgQLat 6227.93 # Average queueing delay per request -system.physmem.avgBankLat 16548.63 # Average bank access latency per request +system.physmem.totQLat 2460894 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 10560894 # Sum of mem lat for all requests +system.physmem.totBusLat 1576000 # Total cycles spent in databus access +system.physmem.totBankLat 6524000 # Total cycles spent in bank access +system.physmem.avgQLat 6245.92 # Average queueing delay per request +system.physmem.avgBankLat 16558.38 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 26776.56 # Average memory access latency -system.physmem.avgRdBW 1908.38 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 26804.30 # Average memory access latency +system.physmem.avgRdBW 1885.87 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1908.38 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1885.87 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 11.93 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.80 # Average read queue length over time +system.physmem.busUtil 11.79 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.79 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 326 # Number of row buffer hits during reads +system.physmem.readRowHits 319 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.30 # Row buffer hit rate for reads +system.physmem.readRowHitRate 80.96 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 33307.98 # Average gap between requests +system.physmem.avgGap 33788.07 # Average gap between requests system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -228,245 +228,244 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 13 # Number of system calls -system.cpu.numCycles 26830 # number of cpu cycles simulated +system.cpu.numCycles 26743 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 2508 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 1799 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 498 # Number of conditional branches incorrect +system.cpu.BPredUnit.lookups 2505 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 1796 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 487 # Number of conditional branches incorrect system.cpu.BPredUnit.BTBLookups 1974 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 704 # Number of BTB hits +system.cpu.BPredUnit.BTBHits 707 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 266 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 59 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 7071 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 12196 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2508 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 970 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2652 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1649 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 2420 # Number of cycles fetch has spent blocked +system.cpu.BPredUnit.usedRAS 294 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 71 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 6899 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 12026 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2505 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1001 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2655 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1629 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 2242 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 7 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 1943 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 295 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 13279 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.153249 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.570575 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 1960 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 284 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 12915 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.180488 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.590506 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10627 80.03% 80.03% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 220 1.66% 81.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 202 1.52% 83.21% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 225 1.69% 84.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 209 1.57% 86.47% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 282 2.12% 88.60% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 101 0.76% 89.36% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 141 1.06% 90.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1272 9.58% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10260 79.44% 79.44% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 225 1.74% 81.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 205 1.59% 82.77% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 227 1.76% 84.53% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 222 1.72% 86.25% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 276 2.14% 88.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 95 0.74% 89.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 148 1.15% 90.27% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1257 9.73% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 13279 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.093477 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.454566 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 7059 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 2739 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2440 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 72 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 969 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 383 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 164 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 13357 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 554 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 969 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7319 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 464 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 2037 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2245 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 245 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 12559 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 5 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 21 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 194 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 12597 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 57182 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 56886 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 296 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 12915 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.093669 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.449688 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 6881 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 2556 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2446 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 963 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 391 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 160 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 13341 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 963 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 7146 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 329 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 2019 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2247 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 211 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 12572 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 3 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 170 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 12584 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 57100 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 56740 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 360 # Number of floating rename lookups system.cpu.rename.CommittedMaps 5681 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6916 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 49 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 46 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 809 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2771 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1606 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 40 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 23 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 11289 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 54 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8896 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 98 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 5254 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 14761 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 16 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 13279 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.669930 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.363134 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 6903 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 44 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 41 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 683 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2803 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1586 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 36 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 13 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 11253 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 53 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 8988 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 116 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 5232 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 14387 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 15 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 12915 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.695935 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.400594 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9645 72.63% 72.63% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1397 10.52% 83.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 791 5.96% 89.11% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 553 4.16% 93.28% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 448 3.37% 96.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 269 2.03% 98.67% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 121 0.91% 99.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 45 0.34% 99.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 10 0.08% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9326 72.21% 72.21% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1316 10.19% 82.40% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 809 6.26% 88.66% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 539 4.17% 92.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 464 3.59% 96.43% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 270 2.09% 98.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 121 0.94% 99.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 55 0.43% 99.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 15 0.12% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 13279 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 12915 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 4 1.86% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.86% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 140 65.12% 66.98% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 71 33.02% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 6 2.63% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 144 63.16% 65.79% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 78 34.21% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 5371 60.38% 60.38% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 7 0.08% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.49% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2303 25.89% 86.38% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1212 13.62% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 5409 60.18% 60.18% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 7 0.08% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.29% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.29% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.29% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.29% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2349 26.13% 86.43% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1220 13.57% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8896 # Type of FU issued -system.cpu.iq.rate 0.331569 # Inst issue rate -system.cpu.iq.fu_busy_cnt 215 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.024168 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31348 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 16565 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 8055 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8988 # Type of FU issued +system.cpu.iq.rate 0.336088 # Inst issue rate +system.cpu.iq.fu_busy_cnt 228 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.025367 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 31199 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 16508 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 8093 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 48 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 9091 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 9196 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 59 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 57 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1570 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1602 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 19 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 667 # Number of stores squashed +system.cpu.iew.lsq.thread0.memOrderViolation 21 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 647 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 3 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 969 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 273 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 24 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 11344 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 97 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2771 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1606 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 41 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 15 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewSquashCycles 963 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 192 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 17 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 11306 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 103 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2803 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1586 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 40 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 19 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 101 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 286 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 387 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 8505 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2110 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 391 # Number of squashed instructions skipped in execute +system.cpu.iew.memOrderViolationEvents 21 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 110 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 276 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 386 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 8564 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2136 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 424 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1 # number of nop insts executed -system.cpu.iew.exec_refs 3284 # number of memory reference insts executed -system.cpu.iew.exec_branches 1437 # Number of branches executed -system.cpu.iew.exec_stores 1174 # Number of stores executed -system.cpu.iew.exec_rate 0.316996 # Inst execution rate -system.cpu.iew.wb_sent 8217 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 8071 # cumulative count of insts written-back -system.cpu.iew.wb_producers 3897 # num instructions producing a value -system.cpu.iew.wb_consumers 7827 # num instructions consuming a value +system.cpu.iew.exec_nop 0 # number of nop insts executed +system.cpu.iew.exec_refs 3300 # number of memory reference insts executed +system.cpu.iew.exec_branches 1446 # Number of branches executed +system.cpu.iew.exec_stores 1164 # Number of stores executed +system.cpu.iew.exec_rate 0.320233 # Inst execution rate +system.cpu.iew.wb_sent 8265 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 8109 # cumulative count of insts written-back +system.cpu.iew.wb_producers 3899 # num instructions producing a value +system.cpu.iew.wb_consumers 7837 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.300820 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.497892 # average fanout of values written-back +system.cpu.iew.wb_rate 0.303220 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.497512 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 5615 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 5577 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 38 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 339 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12311 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.465762 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.295726 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 332 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 11953 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.479712 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.312760 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10015 81.35% 81.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1085 8.81% 90.16% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 395 3.21% 93.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 260 2.11% 95.48% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 181 1.47% 96.95% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 168 1.36% 98.32% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 52 0.42% 98.74% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 37 0.30% 99.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 118 0.96% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 9663 80.84% 80.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1075 8.99% 89.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 398 3.33% 93.16% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 258 2.16% 95.32% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 183 1.53% 96.85% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 172 1.44% 98.29% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 50 0.42% 98.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 35 0.29% 99.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 119 1.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12311 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 11953 # Number of insts commited each cycle system.cpu.commit.committedInsts 4596 # Number of instructions committed system.cpu.commit.committedOps 5734 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -477,69 +476,69 @@ system.cpu.commit.branches 1008 # Nu system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. system.cpu.commit.int_insts 4980 # Number of committed integer instructions. system.cpu.commit.function_calls 82 # Number of function calls committed. -system.cpu.commit.bw_lim_events 118 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 119 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23385 # The number of ROB reads -system.cpu.rob.rob_writes 23680 # The number of ROB writes -system.cpu.timesIdled 222 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 13551 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 22988 # The number of ROB reads +system.cpu.rob.rob_writes 23599 # The number of ROB writes +system.cpu.timesIdled 223 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 13828 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 4596 # Number of Instructions Simulated system.cpu.committedOps 5734 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 4596 # Number of Instructions Simulated -system.cpu.cpi 5.837685 # CPI: Cycles Per Instruction -system.cpu.cpi_total 5.837685 # CPI: Total CPI of All Threads -system.cpu.ipc 0.171301 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.171301 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 39120 # number of integer regfile reads -system.cpu.int_regfile_writes 7969 # number of integer regfile writes +system.cpu.cpi 5.818755 # CPI: Cycles Per Instruction +system.cpu.cpi_total 5.818755 # CPI: Total CPI of All Threads +system.cpu.ipc 0.171858 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.171858 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 39369 # number of integer regfile reads +system.cpu.int_regfile_writes 8027 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 15172 # number of misc regfile reads +system.cpu.misc_regfile_reads 15007 # number of misc regfile reads system.cpu.misc_regfile_writes 26 # number of misc regfile writes system.cpu.icache.replacements 4 # number of replacements -system.cpu.icache.tagsinuse 148.334500 # Cycle average of tags in use -system.cpu.icache.total_refs 1570 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 298 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 5.268456 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 147.796211 # Cycle average of tags in use +system.cpu.icache.total_refs 1601 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 292 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 5.482877 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 148.334500 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.072429 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.072429 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1570 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1570 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1570 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1570 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1570 # number of overall hits -system.cpu.icache.overall_hits::total 1570 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 373 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 373 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 373 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 373 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 373 # number of overall misses -system.cpu.icache.overall_misses::total 373 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 17664000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 17664000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 17664000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 17664000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 17664000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 17664000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1943 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1943 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1943 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1943 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1943 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1943 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.191971 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.191971 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.191971 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.191971 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.191971 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.191971 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47356.568365 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 47356.568365 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 47356.568365 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 47356.568365 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 47356.568365 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 47356.568365 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 147.796211 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.072166 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.072166 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1601 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1601 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1601 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1601 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1601 # number of overall hits +system.cpu.icache.overall_hits::total 1601 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 359 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 359 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 359 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 359 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 359 # number of overall misses +system.cpu.icache.overall_misses::total 359 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 17228000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 17228000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 17228000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 17228000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 17228000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 17228000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1960 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1960 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1960 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1960 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1960 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1960 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.183163 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.183163 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.183163 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.183163 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.183163 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.183163 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47988.857939 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 47988.857939 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 47988.857939 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 47988.857939 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 47988.857939 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 47988.857939 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 120 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked @@ -548,294 +547,294 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs 60 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 75 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 75 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 75 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 75 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 75 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 75 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 298 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 298 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 298 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 298 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 298 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 298 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14464500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 14464500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14464500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 14464500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14464500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 14464500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.153371 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.153371 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.153371 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.153371 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.153371 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.153371 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48538.590604 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48538.590604 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48538.590604 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 48538.590604 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48538.590604 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 48538.590604 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 67 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 67 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 67 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 67 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 67 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 67 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 292 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 292 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 292 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 292 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 292 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 292 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14228000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 14228000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14228000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 14228000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14228000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 14228000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148980 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.148980 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148980 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.148980 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148980 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.148980 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48726.027397 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48726.027397 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48726.027397 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 48726.027397 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48726.027397 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 48726.027397 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.l2cache.replacements 0 # number of replacements +system.cpu.l2cache.tagsinuse 186.102289 # Cycle average of tags in use +system.cpu.l2cache.total_refs 40 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 353 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.113314 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::cpu.inst 139.205724 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 46.896565 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004248 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001431 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.005679 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 40 # number of ReadReq hits +system.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 20 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 40 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 20 # number of overall hits +system.cpu.l2cache.overall_hits::total 40 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 272 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 86 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 358 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 41 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 41 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 272 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 127 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 399 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 272 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses +system.cpu.l2cache.overall_misses::total 399 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 13735000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4675000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 18410000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2271500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 2271500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 13735000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 6946500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 20681500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 13735000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 6946500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 20681500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 292 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 398 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 41 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 41 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 292 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 439 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 292 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 439 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.931507 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.811321 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.899497 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.931507 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.863946 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.908884 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.931507 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.908884 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50496.323529 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 54360.465116 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 51424.581006 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 55402.439024 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 55402.439024 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50496.323529 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54696.850394 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51833.333333 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50496.323529 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54696.850394 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51833.333333 # average overall miss latency +system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.l2cache.fast_writes 0 # number of fast writes performed +system.cpu.l2cache.cache_copies 0 # number of cache copies performed +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 5 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 5 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 5 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 272 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 81 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 353 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 41 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 41 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 272 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 122 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 394 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 272 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 394 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10319402 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3455064 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13774466 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1764540 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1764540 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10319402 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5219604 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 15539006 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10319402 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5219604 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 15539006 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.931507 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.886935 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.931507 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.897494 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.931507 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.897494 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37938.977941 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42655.111111 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39021.150142 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 43037.560976 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 43037.560976 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37938.977941 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42783.639344 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39439.101523 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37938.977941 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42783.639344 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39439.101523 # average overall mshr miss latency +system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 86.306986 # Cycle average of tags in use -system.cpu.dcache.total_refs 2349 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 147 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 15.979592 # Average number of references to valid blocks. +system.cpu.dcache.tagsinuse 86.861870 # Cycle average of tags in use +system.cpu.dcache.total_refs 2396 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 146 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 16.410959 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 86.306986 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.021071 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.021071 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1728 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1728 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 596 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 596 # number of WriteReq hits +system.cpu.dcache.occ_blocks::cpu.data 86.861870 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.021207 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.021207 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1765 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1765 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 13 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 13 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 12 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 12 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 2324 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2324 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2324 # number of overall hits -system.cpu.dcache.overall_hits::total 2324 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 201 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 201 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 317 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 317 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 2371 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2371 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2371 # number of overall hits +system.cpu.dcache.overall_hits::total 2371 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 191 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 191 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 307 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 307 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 518 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 518 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 518 # number of overall misses -system.cpu.dcache.overall_misses::total 518 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 8747500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 8747500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 15091000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 15091000 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 498 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 498 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 498 # number of overall misses +system.cpu.dcache.overall_misses::total 498 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 8138000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 8138000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 14907500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 14907500 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 87500 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 87500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 23838500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 23838500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 23838500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 23838500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1929 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1929 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 23045500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 23045500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 23045500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 23045500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 15 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 15 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 12 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 12 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2842 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2842 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2842 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2842 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.104199 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.104199 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.347207 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.347207 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2869 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2869 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2869 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2869 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.097648 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.097648 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.336254 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.336254 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.133333 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.133333 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.182266 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.182266 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.182266 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.182266 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43519.900498 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 43519.900498 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47605.678233 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 47605.678233 # average WriteReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.173580 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.173580 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.173580 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.173580 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42607.329843 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 42607.329843 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48558.631922 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 48558.631922 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 43750 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 43750 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 46020.270270 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 46020.270270 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 46020.270270 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 46020.270270 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 7 # number of cycles access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 46276.104418 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 46276.104418 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 46276.104418 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 46276.104418 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 63 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 7 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 21 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 95 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 95 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 275 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 275 # number of WriteReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 85 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 85 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 266 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 266 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 370 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 370 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 370 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 370 # number of overall MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 351 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 351 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 351 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 351 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 106 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 106 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 42 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 42 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 148 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 148 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 148 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 148 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4906000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4906000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2418500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2418500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7324500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7324500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7324500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7324500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054951 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054951 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046002 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.046002 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.052076 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.052076 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.052076 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.052076 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46283.018868 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46283.018868 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57583.333333 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57583.333333 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49489.864865 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 49489.864865 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49489.864865 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 49489.864865 # average overall mshr miss latency +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 41 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 41 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4925000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4925000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2313500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2313500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7238500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7238500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7238500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7238500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46462.264151 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46462.264151 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56426.829268 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56426.829268 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49241.496599 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 49241.496599 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49241.496599 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 49241.496599 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 186.094427 # Cycle average of tags in use -system.cpu.l2cache.total_refs 41 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 358 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.114525 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 140.048248 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 46.046179 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004274 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001405 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.005679 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 21 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 41 # number of ReadReq hits -system.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 21 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 41 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 21 # number of overall hits -system.cpu.l2cache.overall_hits::total 41 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 278 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 85 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 363 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 42 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 42 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 278 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 127 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 405 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 278 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses -system.cpu.l2cache.overall_misses::total 405 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 13965500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4578500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 18544000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2375500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 2375500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 13965500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 6954000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 20919500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 13965500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 6954000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 20919500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 298 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 404 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 42 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 42 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 298 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 148 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 446 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 298 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 148 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 446 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.932886 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.801887 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.898515 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.932886 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.858108 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.908072 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.932886 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.858108 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.908072 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50235.611511 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 53864.705882 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 51085.399449 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 56559.523810 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 56559.523810 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50235.611511 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54755.905512 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 51653.086420 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50235.611511 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54755.905512 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 51653.086420 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.fast_writes 0 # number of fast writes performed -system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 4 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 4 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 4 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 4 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 4 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 278 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 81 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 359 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 42 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 42 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 278 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 123 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 401 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 278 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 123 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 401 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10474409 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3438066 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13912475 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1855540 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1855540 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10474409 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5293606 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 15768015 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10474409 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5293606 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 15768015 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.932886 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.888614 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.932886 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.831081 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.899103 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.932886 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.831081 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.899103 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37677.730216 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42445.259259 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 38753.412256 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 44179.523810 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 44179.523810 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37677.730216 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 43037.447154 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39321.733167 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37677.730216 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 43037.447154 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39321.733167 # average overall mshr miss latency -system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/config.ini index 1ce31c334..bda1e98df 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/config.ini +++ b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -64,7 +64,7 @@ icache_port=system.membus.slave[1] type=DummyChecker children=dtb itb tracer checker=Null -clock=1 +clock=500 cpu_id=-1 defer_registration=false do_checkpoint_insts=true @@ -94,7 +94,7 @@ walker=system.cpu.checker.dtb.walker [system.cpu.checker.dtb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system @@ -106,7 +106,7 @@ walker=system.cpu.checker.itb.walker [system.cpu.checker.itb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system @@ -121,7 +121,7 @@ walker=system.cpu.dtb.walker [system.cpu.dtb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.membus.slave[4] @@ -137,7 +137,7 @@ walker=system.cpu.itb.walker [system.cpu.itb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.membus.slave[3] @@ -177,7 +177,7 @@ slave=system.system_port system.cpu.icache_port system.cpu.dcache_port system.cp [system.physmem] type=SimpleMemory bandwidth=73.000000 -clock=1 +clock=1000 conf_table_reported=false in_addr_map=true latency=30000 diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simout b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simout index 21ae26652..57c2a5d84 100755 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simout +++ b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simout @@ -1,8 +1,8 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 21 2012 11:19:00 -gem5 started Sep 21 2012 11:19:07 +gem5 compiled Nov 1 2012 15:18:10 +gem5 started Nov 1 2012 22:41:17 gem5 executing on u200540-lin command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic-dummychecker -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic-dummychecker Global frequency set at 1000000000000 ticks per second diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt index 592f491b0..147a664f0 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000003 # Nu sim_ticks 2870500 # Number of ticks simulated final_tick 2870500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 92985 # Simulator instruction rate (inst/s) -host_op_rate 115998 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 58104040 # Simulator tick rate (ticks/s) -host_mem_usage 217212 # Number of bytes of host memory used -host_seconds 0.05 # Real time elapsed on the host +host_inst_rate 135088 # Simulator instruction rate (inst/s) +host_op_rate 168502 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 84394877 # Simulator tick rate (ticks/s) +host_mem_usage 218472 # Number of bytes of host memory used +host_seconds 0.03 # Real time elapsed on the host sim_insts 4591 # Number of instructions simulated sim_ops 5729 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 18416 # Number of bytes read from this memory diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini index a81f3fb10..df7d00601 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=InOrderCPU -children=dcache dtb icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 RASSize=16 @@ -62,6 +62,7 @@ globalHistoryBits=13 globalPredictorSize=8192 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa itb=system.cpu.itb localCtrBits=2 localHistoryBits=11 @@ -92,22 +93,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -123,22 +124,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -148,6 +149,11 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=MipsInterrupts +[system.cpu.isa] +type=MipsISA +num_threads=1 +num_vpes=1 + [system.cpu.itb] type=MipsTLB size=64 @@ -155,24 +161,24 @@ size=64 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=10000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=10000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -182,10 +188,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -200,7 +206,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/mips/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/mips/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -222,15 +228,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout index 893f17599..75053b5ab 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:00:38 -gem5 started Aug 13 2012 18:11:29 -gem5 executing on zizzer +gem5 compiled Oct 30 2012 11:08:52 +gem5 started Oct 30 2012 13:57:29 +gem5 executing on u200540-lin command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/inorder-timing -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 20518000 because target called exit() +Exiting @ tick 18578000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt index 02dd2c613..5bb87ba63 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000019 # Nu sim_ticks 18578000 # Number of ticks simulated final_tick 18578000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 97793 # Simulator instruction rate (inst/s) -host_op_rate 97754 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 312246493 # Simulator tick rate (ticks/s) -host_mem_usage 216964 # Number of bytes of host memory used -host_seconds 0.06 # Real time elapsed on the host +host_inst_rate 59954 # Simulator instruction rate (inst/s) +host_op_rate 59945 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 191522194 # Simulator tick rate (ticks/s) +host_mem_usage 214528 # Number of bytes of host memory used +host_seconds 0.10 # Real time elapsed on the host sim_insts 5814 # Number of instructions simulated sim_ops 5814 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 20288 # Number of bytes read from this memory @@ -164,14 +164,14 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 2353954 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 12657954 # Sum of mem lat for all requests +system.physmem.totQLat 2354454 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 12658454 # Sum of mem lat for all requests system.physmem.totBusLat 1820000 # Total cycles spent in databus access system.physmem.totBankLat 8484000 # Total cycles spent in bank access -system.physmem.avgQLat 5173.53 # Average queueing delay per request +system.physmem.avgQLat 5174.62 # Average queueing delay per request system.physmem.avgBankLat 18646.15 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 27819.68 # Average memory access latency +system.physmem.avgMemAccLat 27820.78 # Average memory access latency system.physmem.avgRdBW 1567.45 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 1567.45 # Average consumed read bandwidth in MB/s @@ -207,34 +207,34 @@ system.cpu.workload.num_syscalls 8 # Nu system.cpu.numCycles 37157 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.branch_predictor.lookups 1146 # Number of BP lookups -system.cpu.branch_predictor.condPredicted 844 # Number of conditional branches predicted -system.cpu.branch_predictor.condIncorrect 605 # Number of conditional branches incorrect -system.cpu.branch_predictor.BTBLookups 861 # Number of BTB lookups -system.cpu.branch_predictor.BTBHits 300 # Number of BTB hits +system.cpu.branch_predictor.lookups 1154 # Number of BP lookups +system.cpu.branch_predictor.condPredicted 858 # Number of conditional branches predicted +system.cpu.branch_predictor.condIncorrect 603 # Number of conditional branches incorrect +system.cpu.branch_predictor.BTBLookups 877 # Number of BTB lookups +system.cpu.branch_predictor.BTBHits 336 # Number of BTB hits system.cpu.branch_predictor.usedRAS 86 # Number of times the RAS was used to get a target. system.cpu.branch_predictor.RASInCorrect 32 # Number of incorrect RAS predictions. -system.cpu.branch_predictor.BTBHitPct 34.843206 # BTB Hit Percentage -system.cpu.branch_predictor.predictedTaken 393 # Number of Branches Predicted As Taken (True). -system.cpu.branch_predictor.predictedNotTaken 753 # Number of Branches Predicted As Not Taken (False). +system.cpu.branch_predictor.BTBHitPct 38.312429 # BTB Hit Percentage +system.cpu.branch_predictor.predictedTaken 429 # Number of Branches Predicted As Taken (True). +system.cpu.branch_predictor.predictedNotTaken 725 # Number of Branches Predicted As Not Taken (False). system.cpu.regfile_manager.intRegFileReads 5127 # Number of Reads from Int. Register File system.cpu.regfile_manager.intRegFileWrites 3396 # Number of Writes to Int. Register File system.cpu.regfile_manager.intRegFileAccesses 8523 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 3 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 1 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 4 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 1290 # Number of Registers Read Through Forwarding Logic -system.cpu.agen_unit.agens 2235 # Number of Address Generations -system.cpu.execution_unit.predictedTakenIncorrect 260 # Number of Branches Incorrectly Predicted As Taken. -system.cpu.execution_unit.predictedNotTakenIncorrect 336 # Number of Branches Incorrectly Predicted As Not Taken). -system.cpu.execution_unit.mispredicted 596 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.predicted 319 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.mispredictPct 65.136612 # Percentage of Incorrect Branches Predicts -system.cpu.execution_unit.executions 3144 # Number of Instructions Executed. +system.cpu.regfile_manager.regForwards 1292 # Number of Registers Read Through Forwarding Logic +system.cpu.agen_unit.agens 2229 # Number of Address Generations +system.cpu.execution_unit.predictedTakenIncorrect 274 # Number of Branches Incorrectly Predicted As Taken. +system.cpu.execution_unit.predictedNotTakenIncorrect 320 # Number of Branches Incorrectly Predicted As Not Taken). +system.cpu.execution_unit.mispredicted 594 # Number of Branches Incorrectly Predicted +system.cpu.execution_unit.predicted 321 # Number of Branches Incorrectly Predicted +system.cpu.execution_unit.mispredictPct 64.918033 # Percentage of Incorrect Branches Predicts +system.cpu.execution_unit.executions 3135 # Number of Instructions Executed. system.cpu.mult_div_unit.multiplies 3 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 1 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 9465 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 9462 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode system.cpu.timesIdled 477 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.idleCycles 31782 # Number of cycles cpu's stages were not processed @@ -257,66 +257,66 @@ system.cpu.cpi_total 6.390953 # CP system.cpu.ipc 0.156471 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC system.cpu.ipc_total 0.156471 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 33517 # Number of cycles 0 instructions are processed. -system.cpu.stage0.runCycles 3640 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 9.796270 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 34336 # Number of cycles 0 instructions are processed. -system.cpu.stage1.runCycles 2821 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 7.592109 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 34391 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 2766 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 7.444089 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage0.idleCycles 33508 # Number of cycles 0 instructions are processed. +system.cpu.stage0.runCycles 3649 # Number of cycles 1+ instructions are processed. +system.cpu.stage0.utilization 9.820491 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 34341 # Number of cycles 0 instructions are processed. +system.cpu.stage1.runCycles 2816 # Number of cycles 1+ instructions are processed. +system.cpu.stage1.utilization 7.578653 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 34392 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 2765 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 7.441397 # Percentage of cycles stage was utilized (processing insts). system.cpu.stage3.idleCycles 35931 # Number of cycles 0 instructions are processed. system.cpu.stage3.runCycles 1226 # Number of cycles 1+ instructions are processed. system.cpu.stage3.utilization 3.299513 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 34254 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 2903 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 7.812794 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 34255 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 2902 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 7.810103 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.replacements 13 # number of replacements -system.cpu.icache.tagsinuse 149.857420 # Cycle average of tags in use -system.cpu.icache.total_refs 410 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 149.849185 # Cycle average of tags in use +system.cpu.icache.total_refs 428 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 319 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 1.285266 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 1.341693 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 149.857420 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.073173 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.073173 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 410 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 410 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 410 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 410 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 410 # number of overall hits -system.cpu.icache.overall_hits::total 410 # number of overall hits +system.cpu.icache.occ_blocks::cpu.inst 149.849185 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.073169 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.073169 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 428 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 428 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 428 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 428 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 428 # number of overall hits +system.cpu.icache.overall_hits::total 428 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 346 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 346 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 346 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 346 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 346 # number of overall misses system.cpu.icache.overall_misses::total 346 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 18065500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 18065500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 18065500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 18065500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 18065500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 18065500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 756 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 756 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 756 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 756 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 756 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 756 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.457672 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.457672 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.457672 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.457672 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.457672 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.457672 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52212.427746 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 52212.427746 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 52212.427746 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 52212.427746 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 52212.427746 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 52212.427746 # average overall miss latency +system.cpu.icache.ReadReq_miss_latency::cpu.inst 18063500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 18063500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 18063500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 18063500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 18063500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 18063500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 774 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 774 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 774 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 774 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 774 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 774 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.447028 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.447028 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.447028 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.447028 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.447028 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.447028 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52206.647399 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 52206.647399 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 52206.647399 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 52206.647399 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 52206.647399 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 52206.647399 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -337,140 +337,34 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 319 system.cpu.icache.demand_mshr_misses::total 319 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 319 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 319 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16466000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 16466000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16466000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 16466000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16466000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 16466000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.421958 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.421958 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.421958 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.421958 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.421958 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.421958 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51617.554859 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51617.554859 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51617.554859 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 51617.554859 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51617.554859 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 51617.554859 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16468000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 16468000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16468000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 16468000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16468000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 16468000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.412145 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.412145 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.412145 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.412145 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.412145 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.412145 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51623.824451 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51623.824451 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51623.824451 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 51623.824451 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51623.824451 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 51623.824451 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 89.860913 # Cycle average of tags in use -system.cpu.dcache.total_refs 1644 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 138 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 11.913043 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 89.860913 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.021939 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.021939 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1070 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1070 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 574 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 574 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1644 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1644 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1644 # number of overall hits -system.cpu.dcache.overall_hits::total 1644 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 93 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 93 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 351 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 351 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 444 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 444 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 444 # number of overall misses -system.cpu.dcache.overall_misses::total 444 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5589000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5589000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 14658500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 14658500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 20247500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 20247500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 20247500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 20247500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1163 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1163 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2088 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2088 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2088 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2088 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.079966 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.079966 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.379459 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.379459 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.212644 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.212644 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.212644 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.212644 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60096.774194 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 60096.774194 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41762.108262 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 41762.108262 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 45602.477477 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 45602.477477 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 45602.477477 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 45602.477477 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 99 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 99 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 6 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 6 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 300 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 300 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 306 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 306 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 306 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 306 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 87 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 87 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 138 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5155000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5155000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2618500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2618500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7773500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7773500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7773500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7773500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.074807 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.074807 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.066092 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.066092 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.066092 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.066092 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59252.873563 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59252.873563 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51343.137255 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51343.137255 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56329.710145 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 56329.710145 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56329.710145 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 56329.710145 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 207.494837 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 207.484772 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 404 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.004950 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 151.607312 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 55.887525 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004627 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 151.598539 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 55.886233 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004626 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.data 0.001706 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::total 0.006332 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits @@ -490,17 +384,17 @@ system.cpu.l2cache.demand_misses::total 455 # nu system.cpu.l2cache.overall_misses::cpu.inst 317 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 138 # number of overall misses system.cpu.l2cache.overall_misses::total 455 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16120500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5061500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 21182000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16122500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5062000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 21184500 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2564500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 2564500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 16120500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7626000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 23746500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 16120500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7626000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 23746500 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 16122500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7626500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 23749000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 16122500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7626500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 23749000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 319 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 87 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 406 # number of ReadReq accesses(hits+misses) @@ -523,17 +417,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.995624 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993730 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.995624 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50853.312303 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58178.160920 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52430.693069 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50859.621451 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58183.908046 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 52436.881188 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50284.313725 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50284.313725 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50853.312303 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 55260.869565 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52190.109890 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50853.312303 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 55260.869565 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52190.109890 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50859.621451 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 55264.492754 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52195.604396 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50859.621451 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 55264.492754 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52195.604396 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -553,17 +447,17 @@ system.cpu.l2cache.demand_mshr_misses::total 455 system.cpu.l2cache.overall_mshr_misses::cpu.inst 317 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 455 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12117017 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3982094 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 16099111 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12118017 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3982594 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 16100611 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1929572 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1929572 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12117017 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5911666 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 18028683 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12117017 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5911666 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 18028683 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12118017 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5912166 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 18030183 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12118017 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5912166 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 18030183 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993730 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995074 # mshr miss rate for ReadReq accesses @@ -575,17 +469,123 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.995624 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993730 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.995624 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 38224.028391 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 45771.195402 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39849.284653 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 38227.182965 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 45776.942529 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39852.997525 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 37834.745098 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 37834.745098 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 38224.028391 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42838.159420 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39623.479121 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 38224.028391 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42838.159420 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39623.479121 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 38227.182965 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42841.782609 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39626.775824 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 38227.182965 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42841.782609 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39626.775824 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 0 # number of replacements +system.cpu.dcache.tagsinuse 89.859083 # Cycle average of tags in use +system.cpu.dcache.total_refs 1644 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 138 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 11.913043 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 89.859083 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.021938 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.021938 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1070 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1070 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 574 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 574 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 1644 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1644 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1644 # number of overall hits +system.cpu.dcache.overall_hits::total 1644 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 93 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 93 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 351 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 351 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 444 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 444 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 444 # number of overall misses +system.cpu.dcache.overall_misses::total 444 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5589500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5589500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 14659500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 14659500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 20249000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 20249000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 20249000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 20249000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1163 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1163 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 2088 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2088 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2088 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2088 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.079966 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.079966 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.379459 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.379459 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.212644 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.212644 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.212644 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.212644 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60102.150538 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 60102.150538 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41764.957265 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 41764.957265 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 45605.855856 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 45605.855856 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 45605.855856 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 45605.855856 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 99 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 99 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 6 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 6 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 300 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 300 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 306 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 306 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 306 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 306 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 87 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 87 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 138 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5155500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5155500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2618500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2618500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7774000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7774000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7774000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7774000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.074807 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.074807 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.066092 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.066092 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.066092 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.066092 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59258.620690 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59258.620690 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51343.137255 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51343.137255 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56333.333333 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 56333.333333 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56333.333333 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 56333.333333 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini index 453ce4d95..6eeed9c1d 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=DerivO3CPU -children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -78,6 +78,7 @@ iewToFetchDelay=1 iewToRenameDelay=1 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa issueToExecuteDelay=1 issueWidth=8 itb=system.cpu.itb @@ -129,18 +130,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -423,18 +424,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -448,6 +449,11 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=MipsInterrupts +[system.cpu.isa] +type=MipsISA +num_threads=1 +num_vpes=1 + [system.cpu.itb] type=MipsTLB size=64 @@ -455,24 +461,24 @@ size=64 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -482,10 +488,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -500,7 +506,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/mips/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/mips/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -522,15 +528,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout index 56b18a79d..5f05c3882 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:00:38 -gem5 started Aug 13 2012 18:11:40 -gem5 executing on zizzer +gem5 compiled Oct 30 2012 11:08:52 +gem5 started Oct 30 2012 13:57:41 +gem5 executing on u200540-lin command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 12925500 because target called exit() +Exiting @ tick 16532500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt index 7222464d9..d0a749f15 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt @@ -1,38 +1,38 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000016 # Number of seconds simulated -sim_ticks 16437500 # Number of ticks simulated -final_tick 16437500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000017 # Number of seconds simulated +sim_ticks 16532500 # Number of ticks simulated +final_tick 16532500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 79981 # Simulator instruction rate (inst/s) -host_op_rate 79951 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 254800448 # Simulator tick rate (ticks/s) -host_mem_usage 217976 # Number of bytes of host memory used -host_seconds 0.06 # Real time elapsed on the host +host_inst_rate 48770 # Simulator instruction rate (inst/s) +host_op_rate 48763 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 156337427 # Simulator tick rate (ticks/s) +host_mem_usage 215260 # Number of bytes of host memory used +host_seconds 0.11 # Real time elapsed on the host sim_insts 5156 # Number of instructions simulated sim_ops 5156 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 21696 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 21440 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory -system.physmem.bytes_read::total 30720 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 21696 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 21696 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 339 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 30464 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 21440 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 21440 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 335 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory -system.physmem.num_reads::total 480 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1319908745 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 548988593 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1868897338 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1319908745 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1319908745 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1319908745 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 548988593 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1868897338 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 480 # Total number of read requests seen +system.physmem.num_reads::total 476 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1296839558 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 545833963 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1842673522 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1296839558 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1296839558 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1296839558 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 545833963 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1842673522 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 476 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 480 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 30720 # Total number of bytes read from memory +system.physmem.cpureqs 476 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 30464 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 30720 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 30464 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed @@ -41,7 +41,7 @@ system.physmem.perBankRdReqs::1 30 # Tr system.physmem.perBankRdReqs::2 23 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 54 # Track reads on a per bank basis system.physmem.perBankRdReqs::4 6 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 39 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 38 # Track reads on a per bank basis system.physmem.perBankRdReqs::6 0 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 20 # Track reads on a per bank basis system.physmem.perBankRdReqs::8 40 # Track reads on a per bank basis @@ -49,9 +49,9 @@ system.physmem.perBankRdReqs::9 18 # Tr system.physmem.perBankRdReqs::10 15 # Track reads on a per bank basis system.physmem.perBankRdReqs::11 17 # Track reads on a per bank basis system.physmem.perBankRdReqs::12 40 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 52 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 50 # Track reads on a per bank basis system.physmem.perBankRdReqs::14 32 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 30 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 29 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 16357500 # Total gap between requests +system.physmem.totGap 16452500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 480 # Categorize read packet sizes +system.physmem.readPktSize::6 476 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -98,11 +98,11 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 255 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 148 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 51 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 21 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 257 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 144 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 49 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 19 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see @@ -164,27 +164,27 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 2266480 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 12950480 # Sum of mem lat for all requests -system.physmem.totBusLat 1920000 # Total cycles spent in databus access -system.physmem.totBankLat 8764000 # Total cycles spent in bank access -system.physmem.avgQLat 4721.83 # Average queueing delay per request -system.physmem.avgBankLat 18258.33 # Average bank access latency per request +system.physmem.totQLat 2527972 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 13083972 # Sum of mem lat for all requests +system.physmem.totBusLat 1904000 # Total cycles spent in databus access +system.physmem.totBankLat 8652000 # Total cycles spent in bank access +system.physmem.avgQLat 5310.87 # Average queueing delay per request +system.physmem.avgBankLat 18176.47 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 26980.17 # Average memory access latency -system.physmem.avgRdBW 1868.90 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 27487.34 # Average memory access latency +system.physmem.avgRdBW 1842.67 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1868.90 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1842.67 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 11.68 # Data bus utilization in percentage +system.physmem.busUtil 11.52 # Data bus utilization in percentage system.physmem.avgRdQLen 0.79 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 378 # Number of row buffer hits during reads +system.physmem.readRowHits 376 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 78.75 # Row buffer hit rate for reads +system.physmem.readRowHitRate 78.99 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 34078.12 # Average gap between requests +system.physmem.avgGap 34564.08 # Average gap between requests system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -204,243 +204,244 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 32876 # number of cpu cycles simulated +system.cpu.numCycles 33066 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 2145 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 1420 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 444 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 1692 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 498 # Number of BTB hits +system.cpu.BPredUnit.lookups 2120 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 1453 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 419 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 1651 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 517 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 270 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.usedRAS 258 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 68 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 8858 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 13016 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2145 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 768 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 3241 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1374 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 897 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 8641 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 12896 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2120 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 775 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 3199 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1339 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 1070 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 143 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 2015 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 287 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 14043 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.926867 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.227706 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 1948 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 270 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 13947 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.924643 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.229674 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10802 76.92% 76.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1358 9.67% 86.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 113 0.80% 87.40% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 147 1.05% 88.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 305 2.17% 90.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 111 0.79% 91.40% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 157 1.12% 92.52% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 126 0.90% 93.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 924 6.58% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10748 77.06% 77.06% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1351 9.69% 86.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 103 0.74% 87.49% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 137 0.98% 88.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 291 2.09% 90.56% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 93 0.67% 91.22% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 169 1.21% 92.44% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 155 1.11% 93.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 900 6.45% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 14043 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.065245 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.395912 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 8962 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 1117 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 3062 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 44 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 858 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 165 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 46 # Number of times decode detected a branch misprediction +system.cpu.fetch.rateDist::total 13947 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.064114 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.390008 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 8777 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1236 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 3037 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 46 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 851 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 137 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 43 # Number of times decode detected a branch misprediction system.cpu.decode.DecodedInsts 12081 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 178 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 858 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 9149 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 246 # Number of cycles rename is blocking +system.cpu.decode.SquashedInsts 166 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 851 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 8957 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 360 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 762 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2921 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 107 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 11564 # Number of instructions processed by rename -system.cpu.rename.LSQFullEvents 95 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 7026 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 13727 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 13723 # Number of integer rename lookups +system.cpu.rename.RunCycles 2904 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 113 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 11654 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 1 # Number of times rename has blocked due to ROB full +system.cpu.rename.LSQFullEvents 97 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 7041 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 13857 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 13853 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups system.cpu.rename.CommittedMaps 3398 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 3628 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 3643 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 17 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 11 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 273 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2438 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1184 # Number of stores inserted to the mem dependence unit. +system.cpu.rename.skidInsts 265 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2476 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1198 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 9022 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 9172 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 13 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8202 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 45 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 3390 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 1898 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 8209 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 55 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 3542 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 2140 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 3 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 14043 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.584063 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.245002 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 13947 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.588585 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.249847 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 10483 74.65% 74.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1421 10.12% 84.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 877 6.25% 91.01% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 557 3.97% 94.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 353 2.51% 97.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 225 1.60% 99.10% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 84 0.60% 99.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 10394 74.52% 74.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1403 10.06% 84.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 889 6.37% 90.96% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 554 3.97% 94.93% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 357 2.56% 97.49% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 219 1.57% 99.06% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 88 0.63% 99.69% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 29 0.21% 99.90% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 14 0.10% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 14043 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 13947 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 3 1.96% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.96% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 97 63.40% 65.36% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 53 34.64% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 6 3.73% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.73% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 100 62.11% 65.84% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 55 34.16% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 4842 59.03% 59.03% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 5 0.06% 59.10% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.12% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.14% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2249 27.42% 86.56% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1102 13.44% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 4835 58.90% 58.90% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 5 0.06% 58.96% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 2 0.02% 58.98% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.01% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2260 27.53% 86.54% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1105 13.46% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8202 # Type of FU issued -system.cpu.iq.rate 0.249483 # Inst issue rate -system.cpu.iq.fu_busy_cnt 153 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.018654 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 30641 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 12433 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 7364 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8209 # Type of FU issued +system.cpu.iq.rate 0.248261 # Inst issue rate +system.cpu.iq.fu_busy_cnt 161 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.019613 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 30577 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 12735 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 7402 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 8353 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 8368 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 61 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 67 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1275 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1313 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 259 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 273 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 38 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 32 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 858 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 190 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 10 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 10500 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 111 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2438 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1184 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 851 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 242 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 12 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 10697 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 120 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2476 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1198 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 13 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewIQFullEvents 4 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 108 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 363 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 471 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 7830 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2115 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 372 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedTakenIncorrect 103 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 330 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 433 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 7849 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2119 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 360 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1465 # number of nop insts executed -system.cpu.iew.exec_refs 3191 # number of memory reference insts executed -system.cpu.iew.exec_branches 1342 # Number of branches executed -system.cpu.iew.exec_stores 1076 # Number of stores executed -system.cpu.iew.exec_rate 0.238168 # Inst execution rate -system.cpu.iew.wb_sent 7455 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 7366 # cumulative count of insts written-back -system.cpu.iew.wb_producers 2870 # num instructions producing a value -system.cpu.iew.wb_consumers 4099 # num instructions consuming a value +system.cpu.iew.exec_nop 1512 # number of nop insts executed +system.cpu.iew.exec_refs 3196 # number of memory reference insts executed +system.cpu.iew.exec_branches 1341 # Number of branches executed +system.cpu.iew.exec_stores 1077 # Number of stores executed +system.cpu.iew.exec_rate 0.237374 # Inst execution rate +system.cpu.iew.wb_sent 7488 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 7404 # cumulative count of insts written-back +system.cpu.iew.wb_producers 2925 # num instructions producing a value +system.cpu.iew.wb_consumers 4228 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.224054 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.700171 # average fanout of values written-back +system.cpu.iew.wb_rate 0.223916 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.691816 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 4679 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 4876 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 399 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 13185 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.440880 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.228954 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 377 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 13096 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.443876 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.229358 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10802 81.93% 81.93% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 977 7.41% 89.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 629 4.77% 94.11% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 318 2.41% 96.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 150 1.14% 97.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 86 0.65% 98.31% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 74 0.56% 98.87% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 42 0.32% 99.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 107 0.81% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 10722 81.87% 81.87% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 944 7.21% 89.08% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 654 4.99% 94.07% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 320 2.44% 96.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 142 1.08% 97.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 103 0.79% 98.39% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 65 0.50% 98.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 40 0.31% 99.19% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 106 0.81% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 13185 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 13096 # Number of insts commited each cycle system.cpu.commit.committedInsts 5813 # Number of instructions committed system.cpu.commit.committedOps 5813 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -451,286 +452,180 @@ system.cpu.commit.branches 915 # Nu system.cpu.commit.fp_insts 2 # Number of committed floating point instructions. system.cpu.commit.int_insts 5111 # Number of committed integer instructions. system.cpu.commit.function_calls 87 # Number of function calls committed. -system.cpu.commit.bw_lim_events 107 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 106 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23557 # The number of ROB reads -system.cpu.rob.rob_writes 21850 # The number of ROB writes +system.cpu.rob.rob_reads 23666 # The number of ROB reads +system.cpu.rob.rob_writes 22238 # The number of ROB writes system.cpu.timesIdled 285 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 18833 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.idleCycles 19119 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5156 # Number of Instructions Simulated system.cpu.committedOps 5156 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 5156 # Number of Instructions Simulated -system.cpu.cpi 6.376261 # CPI: Cycles Per Instruction -system.cpu.cpi_total 6.376261 # CPI: Total CPI of All Threads -system.cpu.ipc 0.156832 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.156832 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 10643 # number of integer regfile reads -system.cpu.int_regfile_writes 5150 # number of integer regfile writes +system.cpu.cpi 6.413111 # CPI: Cycles Per Instruction +system.cpu.cpi_total 6.413111 # CPI: Total CPI of All Threads +system.cpu.ipc 0.155931 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.155931 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 10670 # number of integer regfile reads +system.cpu.int_regfile_writes 5185 # number of integer regfile writes system.cpu.fp_regfile_reads 3 # number of floating regfile reads system.cpu.fp_regfile_writes 1 # number of floating regfile writes -system.cpu.misc_regfile_reads 154 # number of misc regfile reads +system.cpu.misc_regfile_reads 147 # number of misc regfile reads system.cpu.icache.replacements 17 # number of replacements -system.cpu.icache.tagsinuse 164.359097 # Cycle average of tags in use -system.cpu.icache.total_refs 1560 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 342 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 4.561404 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 163.149412 # Cycle average of tags in use +system.cpu.icache.total_refs 1502 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 338 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 4.443787 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 164.359097 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.080253 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.080253 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1560 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1560 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1560 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1560 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1560 # number of overall hits -system.cpu.icache.overall_hits::total 1560 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 455 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 455 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 455 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 455 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 455 # number of overall misses -system.cpu.icache.overall_misses::total 455 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 21541500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 21541500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 21541500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 21541500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 21541500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 21541500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2015 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2015 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2015 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2015 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2015 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2015 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.225806 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.225806 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.225806 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.225806 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.225806 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.225806 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47343.956044 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 47343.956044 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 47343.956044 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 47343.956044 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 47343.956044 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 47343.956044 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 5 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 163.149412 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.079663 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.079663 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1502 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1502 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1502 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1502 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1502 # number of overall hits +system.cpu.icache.overall_hits::total 1502 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 446 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 446 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 446 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 446 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 446 # number of overall misses +system.cpu.icache.overall_misses::total 446 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 21402000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 21402000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 21402000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 21402000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 21402000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 21402000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1948 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1948 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1948 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1948 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1948 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1948 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.228953 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.228953 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.228953 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.228953 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.228953 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.228953 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47986.547085 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 47986.547085 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 47986.547085 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 47986.547085 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 47986.547085 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 47986.547085 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 6 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 5 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 6 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 113 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 113 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 113 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 113 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 113 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 113 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 342 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 342 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 342 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 342 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 342 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 342 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17063000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 17063000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17063000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 17063000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17063000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 17063000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.169727 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.169727 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.169727 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.169727 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.169727 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.169727 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49891.812865 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49891.812865 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49891.812865 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 49891.812865 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49891.812865 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 49891.812865 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 108 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 108 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 108 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 108 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 108 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 108 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 338 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 338 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 338 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 338 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 338 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 338 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16954500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 16954500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16954500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 16954500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16954500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 16954500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.173511 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.173511 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.173511 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.173511 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.173511 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.173511 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50161.242604 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50161.242604 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50161.242604 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 50161.242604 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50161.242604 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 50161.242604 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 91.458224 # Cycle average of tags in use -system.cpu.dcache.total_refs 2418 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 141 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 17.148936 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 91.458224 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.022329 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.022329 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1846 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1846 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 572 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 572 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2418 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2418 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2418 # number of overall hits -system.cpu.dcache.overall_hits::total 2418 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 149 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 149 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 353 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 353 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 502 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 502 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 502 # number of overall misses -system.cpu.dcache.overall_misses::total 502 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 8305500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 8305500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 15423499 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 15423499 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 23728999 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 23728999 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 23728999 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 23728999 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1995 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1995 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2920 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2920 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2920 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2920 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.074687 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.074687 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.381622 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.381622 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.171918 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.171918 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.171918 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.171918 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55741.610738 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 55741.610738 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43692.631728 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 43692.631728 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 47268.922311 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 47268.922311 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 47268.922311 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 47268.922311 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 489 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 11 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 44.454545 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 59 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 59 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 302 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 302 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 361 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 361 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 361 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 361 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5420000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5420000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2754499 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2754499 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8174499 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 8174499 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8174499 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 8174499 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045113 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045113 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048288 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.048288 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048288 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.048288 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60222.222222 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60222.222222 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54009.784314 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54009.784314 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57975.170213 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 57975.170213 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57975.170213 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 57975.170213 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 224.543944 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 223.784369 # Cycle average of tags in use system.cpu.l2cache.total_refs 3 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 429 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.006993 # Average number of references to valid blocks. +system.cpu.l2cache.sampled_refs 425 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.007059 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 166.808951 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 57.734994 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.005091 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001762 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006853 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 165.662974 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 58.121395 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.005056 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001774 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006829 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits system.cpu.l2cache.overall_hits::total 3 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 339 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 335 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 90 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 429 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 425 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 51 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 51 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 339 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 335 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 141 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 480 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 339 # number of overall misses +system.cpu.l2cache.demand_misses::total 476 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 335 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 141 # number of overall misses -system.cpu.l2cache.overall_misses::total 480 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16691000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5327000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 22018000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2702500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 2702500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 16691000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 8029500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 24720500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 16691000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 8029500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 24720500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 342 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::total 476 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16586500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5449500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 22036000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2702000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 2702000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 16586500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 8151500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 24738000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 16586500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 8151500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 24738000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 338 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 90 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 432 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 428 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 51 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 51 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 342 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 338 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 141 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 483 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 342 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 479 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 338 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 141 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 483 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991228 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 479 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991124 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.993056 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.992991 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991228 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991124 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.993789 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991228 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.993737 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991124 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.993789 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 49235.988201 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 59188.888889 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 51324.009324 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52990.196078 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52990.196078 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 49235.988201 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 56946.808511 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 51501.041667 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 49235.988201 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 56946.808511 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 51501.041667 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.993737 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 49511.940299 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 60550 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 51849.411765 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52980.392157 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52980.392157 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 49511.940299 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 57812.056738 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51970.588235 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 49511.940299 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 57812.056738 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51970.588235 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -739,50 +634,156 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 339 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 335 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 429 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 425 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 51 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 51 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 339 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 335 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 480 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 339 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 476 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 335 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 480 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12421544 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4218076 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 16639620 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::total 476 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12363045 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4340573 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 16703618 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2071054 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2071054 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12421544 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6289130 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 18710674 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12421544 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6289130 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 18710674 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991228 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12363045 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6411627 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 18774672 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12363045 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6411627 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 18774672 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993056 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.992991 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991228 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.993789 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991228 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.993737 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.993789 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 36641.722714 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46867.511111 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 38786.993007 # average ReadReq mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.993737 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 36904.611940 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 48228.588889 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39302.630588 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40608.901961 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40608.901961 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 36641.722714 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 44603.758865 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38980.570833 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 36641.722714 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 44603.758865 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38980.570833 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 36904.611940 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 45472.531915 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39442.588235 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 36904.611940 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 45472.531915 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39442.588235 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 0 # number of replacements +system.cpu.dcache.tagsinuse 92.011405 # Cycle average of tags in use +system.cpu.dcache.total_refs 2420 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 141 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 17.163121 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 92.011405 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.022464 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.022464 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1848 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1848 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 572 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 572 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 2420 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2420 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2420 # number of overall hits +system.cpu.dcache.overall_hits::total 2420 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 151 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 151 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 353 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 353 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 504 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 504 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 504 # number of overall misses +system.cpu.dcache.overall_misses::total 504 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 8901000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 8901000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 15603499 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 15603499 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 24504499 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 24504499 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 24504499 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 24504499 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1999 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1999 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 2924 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2924 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2924 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2924 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.075538 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.075538 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.381622 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.381622 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.172367 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.172367 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.172367 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.172367 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58947.019868 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 58947.019868 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44202.546742 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 44202.546742 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 48620.037698 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 48620.037698 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 48620.037698 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 48620.037698 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 502 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 11 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 45.636364 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 61 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 302 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 302 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 363 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 363 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 363 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 363 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5543000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5543000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2753999 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2753999 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8296999 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 8296999 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8296999 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 8296999 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045023 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045023 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048222 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.048222 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048222 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.048222 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61588.888889 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61588.888889 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53999.980392 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53999.980392 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58843.964539 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 58843.964539 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58843.964539 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 58843.964539 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini index 7e4ac0c88..71523c506 100644 --- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=DerivO3CPU -children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -79,6 +79,7 @@ iewToFetchDelay=1 iewToRenameDelay=1 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa issueToExecuteDelay=1 issueWidth=8 itb=system.cpu.itb @@ -130,18 +131,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -424,18 +425,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -449,6 +450,9 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=PowerInterrupts +[system.cpu.isa] +type=PowerISA + [system.cpu.itb] type=PowerTLB size=64 @@ -456,24 +460,24 @@ size=64 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -483,10 +487,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -501,7 +505,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/power/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/power/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -523,15 +527,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout index 4f1d93bdf..71a23fbd5 100755 --- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/simout @@ -1,11 +1,11 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:02:09 -gem5 started Aug 13 2012 18:12:24 -gem5 executing on zizzer +gem5 compiled Oct 30 2012 11:09:52 +gem5 started Oct 30 2012 13:58:22 +gem5 executing on u200540-lin command line: build/POWER/gem5.opt -d build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing -re tests/run.py build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 11763500 because target called exit() +Exiting @ tick 14065500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt index 5e0f9ad46..b47dafade 100644 --- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt @@ -1,38 +1,38 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000014 # Number of seconds simulated -sim_ticks 14081500 # Number of ticks simulated -final_tick 14081500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 14065500 # Number of ticks simulated +final_tick 14065500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 87308 # Simulator instruction rate (inst/s) -host_op_rate 87279 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 212126284 # Simulator tick rate (ticks/s) -host_mem_usage 214180 # Number of bytes of host memory used -host_seconds 0.07 # Real time elapsed on the host +host_inst_rate 60799 # Simulator instruction rate (inst/s) +host_op_rate 60790 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 147601989 # Simulator tick rate (ticks/s) +host_mem_usage 210652 # Number of bytes of host memory used +host_seconds 0.10 # Real time elapsed on the host sim_insts 5792 # Number of instructions simulated sim_ops 5792 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 22464 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 6528 # Number of bytes read from this memory -system.physmem.bytes_read::total 28992 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 22464 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 22464 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 351 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 102 # Number of read requests responded to by this memory -system.physmem.num_reads::total 453 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1595284593 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 463586976 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2058871569 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1595284593 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1595284593 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1595284593 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 463586976 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2058871569 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 453 # Total number of read requests seen +system.physmem.bytes_read::cpu.inst 22080 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 6464 # Number of bytes read from this memory +system.physmem.bytes_read::total 28544 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 22080 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 22080 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 345 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 101 # Number of read requests responded to by this memory +system.physmem.num_reads::total 446 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1569798443 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 459564182 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2029362625 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1569798443 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1569798443 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1569798443 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 459564182 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2029362625 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 446 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 453 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 28992 # Total number of bytes read from memory +system.physmem.cpureqs 446 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28544 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 28992 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 28544 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed @@ -40,16 +40,16 @@ system.physmem.perBankRdReqs::0 64 # Tr system.physmem.perBankRdReqs::1 14 # Track reads on a per bank basis system.physmem.perBankRdReqs::2 49 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 21 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 40 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 42 # Track reads on a per bank basis system.physmem.perBankRdReqs::5 14 # Track reads on a per bank basis system.physmem.perBankRdReqs::6 20 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 39 # Track reads on a per bank basis system.physmem.perBankRdReqs::8 30 # Track reads on a per bank basis system.physmem.perBankRdReqs::9 23 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 39 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 34 # Track reads on a per bank basis system.physmem.perBankRdReqs::11 27 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 29 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 31 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 28 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 28 # Track reads on a per bank basis system.physmem.perBankRdReqs::14 11 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 2 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 13946000 # Total gap between requests +system.physmem.totGap 13957000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 453 # Categorize read packet sizes +system.physmem.readPktSize::6 446 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -98,12 +98,12 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 237 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 151 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 236 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 149 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 46 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 11 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -164,27 +164,27 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 1940453 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 11214453 # Sum of mem lat for all requests -system.physmem.totBusLat 1812000 # Total cycles spent in databus access -system.physmem.totBankLat 7462000 # Total cycles spent in bank access -system.physmem.avgQLat 4283.56 # Average queueing delay per request -system.physmem.avgBankLat 16472.41 # Average bank access latency per request +system.physmem.totQLat 1923444 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 11085444 # Sum of mem lat for all requests +system.physmem.totBusLat 1784000 # Total cycles spent in databus access +system.physmem.totBankLat 7378000 # Total cycles spent in bank access +system.physmem.avgQLat 4312.65 # Average queueing delay per request +system.physmem.avgBankLat 16542.60 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 24755.97 # Average memory access latency -system.physmem.avgRdBW 2058.87 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 24855.26 # Average memory access latency +system.physmem.avgRdBW 2029.36 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 2058.87 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 2029.36 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 12.87 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.80 # Average read queue length over time +system.physmem.busUtil 12.68 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.79 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 376 # Number of row buffer hits during reads +system.physmem.readRowHits 369 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 83.00 # Row buffer hit rate for reads +system.physmem.readRowHitRate 82.74 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 30785.87 # Average gap between requests +system.physmem.avgGap 31293.72 # Average gap between requests system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -204,244 +204,243 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 9 # Number of system calls -system.cpu.numCycles 28164 # number of cpu cycles simulated +system.cpu.numCycles 28132 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 2468 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 2024 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 452 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 2049 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 624 # Number of BTB hits +system.cpu.BPredUnit.lookups 2247 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 1810 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 419 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 1863 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 602 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 159 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 30 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 7429 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 14387 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2468 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 783 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2394 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1429 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 964 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 1877 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 322 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 11766 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.222760 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.655950 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 198 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 32 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 7397 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 13218 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2247 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 800 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2267 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1291 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 1136 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.CacheLines 1812 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 306 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 11663 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.133328 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.550093 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 9372 79.65% 79.65% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 173 1.47% 81.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 165 1.40% 82.53% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 142 1.21% 83.73% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 200 1.70% 85.43% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 147 1.25% 86.68% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 252 2.14% 88.82% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 109 0.93% 89.75% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1206 10.25% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 9396 80.56% 80.56% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 175 1.50% 82.06% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 176 1.51% 83.57% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 142 1.22% 84.79% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 227 1.95% 86.74% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 132 1.13% 87.87% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 257 2.20% 90.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 109 0.93% 91.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1049 8.99% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 11766 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.087630 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.510829 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 7522 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 1142 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2216 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 80 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 806 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 353 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 161 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 12752 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 460 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 806 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7732 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 454 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 444 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2079 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 251 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 12099 # Number of instructions processed by rename -system.cpu.rename.IQFullEvents 5 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 210 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 10388 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 19762 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 19707 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 11663 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.079873 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.469856 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 7468 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1305 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2099 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 82 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 709 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 342 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 156 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 11753 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 431 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 709 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 7658 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 585 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 451 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 1983 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 277 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 11310 # Number of instructions processed by rename +system.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 233 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 9699 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 18197 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 18142 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 55 # Number of floating rename lookups system.cpu.rename.CommittedMaps 4998 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 5390 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 4701 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 27 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 27 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 552 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2089 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1942 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 55 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 34 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 10942 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 64 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 9281 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 177 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 4902 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 4209 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 48 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 11766 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.788798 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.528040 # Number of insts issued each cycle +system.cpu.rename.skidInsts 580 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2014 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1829 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 52 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 33 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 10303 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 57 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 8959 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 188 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 4243 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3419 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 41 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 11663 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.768156 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.499073 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 8334 70.83% 70.83% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1092 9.28% 80.11% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 789 6.71% 86.82% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 514 4.37% 91.19% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 473 4.02% 95.21% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 331 2.81% 98.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 146 1.24% 99.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 50 0.42% 99.69% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 37 0.31% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 8296 71.13% 71.13% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1090 9.35% 80.48% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 795 6.82% 87.29% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 496 4.25% 91.55% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 466 4.00% 95.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 308 2.64% 98.18% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 133 1.14% 99.32% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 43 0.37% 99.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 36 0.31% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 11766 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 11663 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 4 2.26% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.26% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 77 43.50% 45.76% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 96 54.24% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 8 4.60% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.60% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 71 40.80% 45.40% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 95 54.60% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 5705 61.47% 61.47% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 61.47% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.47% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.49% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 1860 20.04% 81.53% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1714 18.47% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 5501 61.40% 61.40% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 61.40% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.40% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.42% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 1805 20.15% 81.57% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1651 18.43% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 9281 # Type of FU issued -system.cpu.iq.rate 0.329534 # Inst issue rate -system.cpu.iq.fu_busy_cnt 177 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.019071 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 30620 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 15880 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 8398 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8959 # Type of FU issued +system.cpu.iq.rate 0.318463 # Inst issue rate +system.cpu.iq.fu_busy_cnt 174 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.019422 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 29881 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 14574 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 8164 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 62 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 36 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 27 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 9424 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 9099 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 34 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 69 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1128 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1053 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 1 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 8 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 896 # Number of stores squashed +system.cpu.iew.lsq.thread0.memOrderViolation 7 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 783 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 8 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 806 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 266 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 22 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 11006 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 93 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2089 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1942 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 54 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 10 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 8 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 79 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 304 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 383 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 8796 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 1725 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 485 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 709 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 370 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 21 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 10360 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 55 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2014 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1829 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 48 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 2 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 7 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 66 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 264 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 330 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 8539 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 1683 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 420 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 3302 # number of memory reference insts executed -system.cpu.iew.exec_branches 1388 # Number of branches executed -system.cpu.iew.exec_stores 1577 # Number of stores executed -system.cpu.iew.exec_rate 0.312314 # Inst execution rate -system.cpu.iew.wb_sent 8586 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 8425 # cumulative count of insts written-back -system.cpu.iew.wb_producers 4372 # num instructions producing a value -system.cpu.iew.wb_consumers 7073 # num instructions consuming a value +system.cpu.iew.exec_refs 3224 # number of memory reference insts executed +system.cpu.iew.exec_branches 1354 # Number of branches executed +system.cpu.iew.exec_stores 1541 # Number of stores executed +system.cpu.iew.exec_rate 0.303533 # Inst execution rate +system.cpu.iew.wb_sent 8307 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 8191 # cumulative count of insts written-back +system.cpu.iew.wb_producers 4222 # num instructions producing a value +system.cpu.iew.wb_consumers 6683 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.299141 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.618125 # average fanout of values written-back +system.cpu.iew.wb_rate 0.291163 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.631752 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 5223 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 4574 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 16 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 292 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 10960 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.528467 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.329717 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 266 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 10954 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.528757 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.330367 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 8573 78.22% 78.22% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1014 9.25% 87.47% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 623 5.68% 93.16% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 252 2.30% 95.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 177 1.61% 97.07% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 110 1.00% 98.07% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 64 0.58% 98.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 42 0.38% 99.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 105 0.96% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 8576 78.29% 78.29% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1000 9.13% 87.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 620 5.66% 93.08% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 265 2.42% 95.50% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 172 1.57% 97.07% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 106 0.97% 98.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 68 0.62% 98.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 45 0.41% 99.07% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 102 0.93% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 10960 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 10954 # Number of insts commited each cycle system.cpu.commit.committedInsts 5792 # Number of instructions committed system.cpu.commit.committedOps 5792 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -452,285 +451,182 @@ system.cpu.commit.branches 1037 # Nu system.cpu.commit.fp_insts 22 # Number of committed floating point instructions. system.cpu.commit.int_insts 5698 # Number of committed integer instructions. system.cpu.commit.function_calls 103 # Number of function calls committed. -system.cpu.commit.bw_lim_events 105 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 102 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 21870 # The number of ROB reads -system.cpu.rob.rob_writes 22837 # The number of ROB writes -system.cpu.timesIdled 247 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 16398 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 21218 # The number of ROB reads +system.cpu.rob.rob_writes 21442 # The number of ROB writes +system.cpu.timesIdled 246 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 16469 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5792 # Number of Instructions Simulated system.cpu.committedOps 5792 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 5792 # Number of Instructions Simulated -system.cpu.cpi 4.862569 # CPI: Cycles Per Instruction -system.cpu.cpi_total 4.862569 # CPI: Total CPI of All Threads -system.cpu.ipc 0.205653 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.205653 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 13961 # number of integer regfile reads -system.cpu.int_regfile_writes 7286 # number of integer regfile writes +system.cpu.cpi 4.857044 # CPI: Cycles Per Instruction +system.cpu.cpi_total 4.857044 # CPI: Total CPI of All Threads +system.cpu.ipc 0.205887 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.205887 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 13537 # number of integer regfile reads +system.cpu.int_regfile_writes 7068 # number of integer regfile writes system.cpu.fp_regfile_reads 25 # number of floating regfile reads system.cpu.fp_regfile_writes 2 # number of floating regfile writes system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 171.601938 # Cycle average of tags in use -system.cpu.icache.total_refs 1437 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 356 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 4.036517 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 168.326699 # Cycle average of tags in use +system.cpu.icache.total_refs 1375 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 351 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 3.917379 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 171.601938 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.083790 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.083790 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1437 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1437 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1437 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1437 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1437 # number of overall hits -system.cpu.icache.overall_hits::total 1437 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 440 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 440 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 440 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 440 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 440 # number of overall misses -system.cpu.icache.overall_misses::total 440 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 20404500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 20404500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 20404500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 20404500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 20404500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 20404500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1877 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1877 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1877 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1877 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1877 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1877 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.234417 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.234417 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.234417 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.234417 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.234417 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.234417 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46373.863636 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 46373.863636 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 46373.863636 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 46373.863636 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 46373.863636 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 46373.863636 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 338 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 168.326699 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.082191 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.082191 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1375 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1375 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1375 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1375 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1375 # number of overall hits +system.cpu.icache.overall_hits::total 1375 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 437 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 437 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 437 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 437 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 437 # number of overall misses +system.cpu.icache.overall_misses::total 437 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 20187000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 20187000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 20187000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 20187000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 20187000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 20187000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1812 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1812 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1812 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1812 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1812 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1812 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.241170 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.241170 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.241170 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.241170 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.241170 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.241170 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46194.508009 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 46194.508009 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 46194.508009 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 46194.508009 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 46194.508009 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 46194.508009 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 208 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 6 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 4 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 56.333333 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 52 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 84 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 84 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 84 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 84 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 84 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 84 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 356 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 356 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 356 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 356 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 356 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 356 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17051500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 17051500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17051500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 17051500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17051500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 17051500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.189664 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.189664 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.189664 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.189664 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.189664 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.189664 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47897.471910 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47897.471910 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47897.471910 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 47897.471910 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47897.471910 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 47897.471910 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 86 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 86 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 86 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 86 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 86 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 86 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 351 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 351 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 351 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 351 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 351 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 351 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16769000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 16769000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16769000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 16769000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16769000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 16769000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.193709 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.193709 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.193709 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.193709 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.193709 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.193709 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47774.928775 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47774.928775 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47774.928775 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 47774.928775 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47774.928775 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 47774.928775 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 63.108123 # Cycle average of tags in use -system.cpu.dcache.total_refs 2206 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 102 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 21.627451 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 63.108123 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.015407 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.015407 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1490 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1490 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 716 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 716 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2206 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2206 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2206 # number of overall hits -system.cpu.dcache.overall_hits::total 2206 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 97 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 97 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 330 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 330 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 427 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 427 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 427 # number of overall misses -system.cpu.dcache.overall_misses::total 427 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 4870000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 4870000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 14038497 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 14038497 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 18908497 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 18908497 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 18908497 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 18908497 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1587 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1587 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 1046 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 1046 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2633 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2633 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2633 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2633 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.061122 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.061122 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.315488 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.315488 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.162172 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.162172 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.162172 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.162172 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50206.185567 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 50206.185567 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42540.900000 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 42540.900000 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 44282.194379 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 44282.194379 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 44282.194379 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 44282.194379 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 416 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 5 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 83.200000 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 42 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 42 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 283 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 283 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 325 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 325 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 325 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 325 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 55 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 55 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 47 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 47 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 102 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 102 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 102 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 102 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3072500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3072500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2817999 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2817999 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5890499 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 5890499 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5890499 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 5890499 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.034657 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.034657 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044933 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044933 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.038739 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.038739 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.038739 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.038739 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55863.636364 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55863.636364 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59957.425532 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59957.425532 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57749.990196 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 57749.990196 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57749.990196 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 57749.990196 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 202.387362 # Cycle average of tags in use -system.cpu.l2cache.total_refs 5 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 406 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.012315 # Average number of references to valid blocks. +system.cpu.l2cache.tagsinuse 198.645490 # Cycle average of tags in use +system.cpu.l2cache.total_refs 7 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 399 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.017544 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 170.963901 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 31.423461 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.005217 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.000959 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006176 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 5 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 5 # number of ReadReq hits -system.cpu.l2cache.demand_hits::cpu.inst 5 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 5 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 5 # number of overall hits -system.cpu.l2cache.overall_hits::total 5 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 351 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 55 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 406 # number of ReadReq misses +system.cpu.l2cache.occ_blocks::cpu.inst 167.286066 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 31.359424 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.005105 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.000957 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006062 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 6 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 7 # number of ReadReq hits +system.cpu.l2cache.demand_hits::cpu.inst 6 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 6 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1 # number of overall hits +system.cpu.l2cache.overall_hits::total 7 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 345 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 54 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 399 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 47 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 47 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 351 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 102 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 453 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 351 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 102 # number of overall misses -system.cpu.l2cache.overall_misses::total 453 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16645000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3017000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 19662000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2768500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 2768500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 16645000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 5785500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 22430500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 16645000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 5785500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 22430500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 356 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.demand_misses::cpu.inst 345 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 101 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 446 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 345 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 101 # number of overall misses +system.cpu.l2cache.overall_misses::total 446 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16357500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2980500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 19338000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2765500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 2765500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 16357500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 5746000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 22103500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 16357500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 5746000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 22103500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 351 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 55 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 411 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 406 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 47 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 47 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 356 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 351 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 102 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 458 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 356 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 453 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 351 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 102 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 458 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.985955 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.987835 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 453 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.982906 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.981818 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.982759 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.985955 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.989083 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.985955 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.989083 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47421.652422 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 54854.545455 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 48428.571429 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 58904.255319 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 58904.255319 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47421.652422 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 56720.588235 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 49515.452539 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47421.652422 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 56720.588235 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 49515.452539 # average overall miss latency +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.982906 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.990196 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.984547 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.982906 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.990196 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.984547 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47413.043478 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 55194.444444 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 48466.165414 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 58840.425532 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 58840.425532 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47413.043478 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 56891.089109 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 49559.417040 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47413.043478 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 56891.089109 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 49559.417040 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -739,50 +635,156 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 351 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 55 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 406 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 345 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 54 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 399 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 47 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 47 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 351 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 102 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 453 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 351 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 102 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 453 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12250512 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2337054 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14587566 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2189544 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2189544 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12250512 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 4526598 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 16777110 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12250512 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4526598 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 16777110 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.985955 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.987835 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 345 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 101 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 446 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 345 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 101 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 446 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12035015 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2314548 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14349563 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2186544 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2186544 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12035015 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 4501092 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16536107 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12035015 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4501092 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16536107 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.982906 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.981818 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.982759 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.985955 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.989083 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.985955 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.989083 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 34901.743590 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42491.890909 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 35929.965517 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 46586.042553 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 46586.042553 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 34901.743590 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 44378.411765 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 37035.562914 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 34901.743590 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 44378.411765 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 37035.562914 # average overall mshr miss latency +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.982906 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.990196 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.984547 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.982906 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.990196 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.984547 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 34884.101449 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42862 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 35963.817043 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 46522.212766 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 46522.212766 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 34884.101449 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 44565.267327 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 37076.473094 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 34884.101449 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 44565.267327 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 37076.473094 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 0 # number of replacements +system.cpu.dcache.tagsinuse 63.407702 # Cycle average of tags in use +system.cpu.dcache.total_refs 2190 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 102 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 21.470588 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 63.407702 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.015480 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.015480 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1475 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1475 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 715 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 715 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 2190 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2190 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2190 # number of overall hits +system.cpu.dcache.overall_hits::total 2190 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 104 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 104 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 331 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 331 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 435 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 435 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 435 # number of overall misses +system.cpu.dcache.overall_misses::total 435 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5221500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5221500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 14127997 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 14127997 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 19349497 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 19349497 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 19349497 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 19349497 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1579 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1579 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 1046 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 1046 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 2625 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2625 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2625 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2625 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.065864 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.065864 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316444 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.316444 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.165714 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.165714 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.165714 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.165714 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50206.730769 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 50206.730769 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42682.770393 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 42682.770393 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 44481.602299 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 44481.602299 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 44481.602299 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 44481.602299 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 414 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 5 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 82.800000 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 49 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 49 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 284 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 284 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 333 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 333 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 333 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 333 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 55 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 55 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 47 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 47 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 102 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 102 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 102 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 102 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3046000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3046000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2814999 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2814999 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5860999 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 5860999 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5860999 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 5860999 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.034832 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.034832 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044933 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044933 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.038857 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.038857 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.038857 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.038857 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55381.818182 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55381.818182 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59893.595745 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59893.595745 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57460.774510 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 57460.774510 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57460.774510 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 57460.774510 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/config.ini b/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/config.ini index 2fea3a81f..505121624 100644 --- a/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/config.ini +++ b/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -92,22 +92,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -123,22 +123,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -155,24 +155,24 @@ size=64 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=10000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=10000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -182,10 +182,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -200,7 +200,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/sparc/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/sparc/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -222,15 +222,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/simout b/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/simout index c486c847c..ff91b8c31 100755 --- a/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/simout +++ b/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/simout @@ -1,10 +1,10 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:12:48 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:45:52 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/inorder-timing -re tests/run.py build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... -Hello World!Exiting @ tick 18878500 because target called exit() +Hello World!Exiting @ tick 16286500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/stats.txt index 0f666ffe1..f975c5003 100644 --- a/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/sparc/linux/inorder-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000016 # Number of seconds simulated -sim_ticks 16282500 # Number of ticks simulated -final_tick 16282500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 16286500 # Number of ticks simulated +final_tick 16286500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 46082 # Simulator instruction rate (inst/s) -host_op_rate 46072 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 140796560 # Simulator tick rate (ticks/s) -host_mem_usage 222960 # Number of bytes of host memory used -host_seconds 0.12 # Real time elapsed on the host +host_inst_rate 32524 # Simulator instruction rate (inst/s) +host_op_rate 32520 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 99417983 # Simulator tick rate (ticks/s) +host_mem_usage 221588 # Number of bytes of host memory used +host_seconds 0.16 # Real time elapsed on the host sim_insts 5327 # Number of instructions simulated sim_ops 5327 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 18496 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 18496 # Nu system.physmem.num_reads::cpu.inst 289 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 134 # Number of read requests responded to by this memory system.physmem.num_reads::total 423 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1135943498 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 526700445 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1662643943 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1135943498 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1135943498 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1135943498 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 526700445 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1662643943 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1135664507 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 526571086 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1662235594 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1135664507 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1135664507 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1135664507 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 526571086 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1662235594 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 423 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 423 # Reqs generatd by CPU via cache - shady @@ -70,7 +70,7 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 16231000 # Total gap between requests +system.physmem.totGap 16235000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -164,17 +164,17 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 2301921 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 11301921 # Sum of mem lat for all requests +system.physmem.totQLat 2302422 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 11302422 # Sum of mem lat for all requests system.physmem.totBusLat 1692000 # Total cycles spent in databus access system.physmem.totBankLat 7308000 # Total cycles spent in bank access -system.physmem.avgQLat 5441.89 # Average queueing delay per request +system.physmem.avgQLat 5443.08 # Average queueing delay per request system.physmem.avgBankLat 17276.60 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 26718.49 # Average memory access latency -system.physmem.avgRdBW 1662.64 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 26719.67 # Average memory access latency +system.physmem.avgRdBW 1662.24 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1662.64 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1662.24 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 10.39 # Data bus utilization in percentage @@ -184,44 +184,44 @@ system.physmem.readRowHits 336 # Nu system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 79.43 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 38371.16 # Average gap between requests +system.physmem.avgGap 38380.61 # Average gap between requests system.cpu.workload.num_syscalls 11 # Number of system calls -system.cpu.numCycles 32566 # number of cpu cycles simulated +system.cpu.numCycles 32574 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.branch_predictor.lookups 1630 # Number of BP lookups -system.cpu.branch_predictor.condPredicted 1034 # Number of conditional branches predicted -system.cpu.branch_predictor.condIncorrect 901 # Number of conditional branches incorrect -system.cpu.branch_predictor.BTBLookups 1165 # Number of BTB lookups -system.cpu.branch_predictor.BTBHits 436 # Number of BTB hits +system.cpu.branch_predictor.lookups 1636 # Number of BP lookups +system.cpu.branch_predictor.condPredicted 1090 # Number of conditional branches predicted +system.cpu.branch_predictor.condIncorrect 897 # Number of conditional branches incorrect +system.cpu.branch_predictor.BTBLookups 1343 # Number of BTB lookups +system.cpu.branch_predictor.BTBHits 584 # Number of BTB hits system.cpu.branch_predictor.usedRAS 67 # Number of times the RAS was used to get a target. system.cpu.branch_predictor.RASInCorrect 4 # Number of incorrect RAS predictions. -system.cpu.branch_predictor.BTBHitPct 37.424893 # BTB Hit Percentage -system.cpu.branch_predictor.predictedTaken 503 # Number of Branches Predicted As Taken (True). -system.cpu.branch_predictor.predictedNotTaken 1127 # Number of Branches Predicted As Not Taken (False). -system.cpu.regfile_manager.intRegFileReads 5631 # Number of Reads from Int. Register File +system.cpu.branch_predictor.BTBHitPct 43.484736 # BTB Hit Percentage +system.cpu.branch_predictor.predictedTaken 651 # Number of Branches Predicted As Taken (True). +system.cpu.branch_predictor.predictedNotTaken 985 # Number of Branches Predicted As Not Taken (False). +system.cpu.regfile_manager.intRegFileReads 5612 # Number of Reads from Int. Register File system.cpu.regfile_manager.intRegFileWrites 3988 # Number of Writes to Int. Register File -system.cpu.regfile_manager.intRegFileAccesses 9619 # Total Accesses (Read+Write) to the Int. Register File +system.cpu.regfile_manager.intRegFileAccesses 9600 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 0 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 0 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 0 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 1675 # Number of Registers Read Through Forwarding Logic -system.cpu.agen_unit.agens 1483 # Number of Address Generations -system.cpu.execution_unit.predictedTakenIncorrect 334 # Number of Branches Incorrectly Predicted As Taken. -system.cpu.execution_unit.predictedNotTakenIncorrect 504 # Number of Branches Incorrectly Predicted As Not Taken). -system.cpu.execution_unit.mispredicted 838 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.predicted 277 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.mispredictPct 75.156951 # Percentage of Incorrect Branches Predicts -system.cpu.execution_unit.executions 3966 # Number of Instructions Executed. +system.cpu.regfile_manager.regForwards 1718 # Number of Registers Read Through Forwarding Logic +system.cpu.agen_unit.agens 1472 # Number of Address Generations +system.cpu.execution_unit.predictedTakenIncorrect 376 # Number of Branches Incorrectly Predicted As Taken. +system.cpu.execution_unit.predictedNotTakenIncorrect 458 # Number of Branches Incorrectly Predicted As Not Taken). +system.cpu.execution_unit.mispredicted 834 # Number of Branches Incorrectly Predicted +system.cpu.execution_unit.predicted 281 # Number of Branches Incorrectly Predicted +system.cpu.execution_unit.mispredictPct 74.798206 # Percentage of Incorrect Branches Predicts +system.cpu.execution_unit.executions 3957 # Number of Instructions Executed. system.cpu.mult_div_unit.multiplies 0 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 9640 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 9655 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode system.cpu.timesIdled 478 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 26364 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 6202 # Number of cycles cpu stages are processed. -system.cpu.activity 19.044402 # Percentage of cycles cpu is active +system.cpu.idleCycles 26327 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 6247 # Number of cycles cpu stages are processed. +system.cpu.activity 19.177872 # Percentage of cycles cpu is active system.cpu.comLoads 715 # Number of Load instructions committed system.cpu.comStores 673 # Number of Store instructions committed system.cpu.comBranches 1115 # Number of Branches instructions committed @@ -233,72 +233,72 @@ system.cpu.committedInsts 5327 # Nu system.cpu.committedOps 5327 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) system.cpu.committedInsts_total 5327 # Number of Instructions committed (Total) -system.cpu.cpi 6.113385 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi 6.114886 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 6.113385 # CPI: Total CPI of All Threads -system.cpu.ipc 0.163576 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 6.114886 # CPI: Total CPI of All Threads +system.cpu.ipc 0.163535 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.163576 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 28007 # Number of cycles 0 instructions are processed. -system.cpu.stage0.runCycles 4559 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 13.999263 # Percentage of cycles stage was utilized (processing insts). +system.cpu.ipc_total 0.163535 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 27935 # Number of cycles 0 instructions are processed. +system.cpu.stage0.runCycles 4639 # Number of cycles 1+ instructions are processed. +system.cpu.stage0.utilization 14.241420 # Percentage of cycles stage was utilized (processing insts). system.cpu.stage1.idleCycles 29377 # Number of cycles 0 instructions are processed. -system.cpu.stage1.runCycles 3189 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 9.792422 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 29532 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 3034 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 9.316465 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 31591 # Number of cycles 0 instructions are processed. +system.cpu.stage1.runCycles 3197 # Number of cycles 1+ instructions are processed. +system.cpu.stage1.utilization 9.814576 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 29541 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 3033 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 9.311107 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 31599 # Number of cycles 0 instructions are processed. system.cpu.stage3.runCycles 975 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 2.993920 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 29408 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 3158 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 9.697230 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.utilization 2.993185 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 29417 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 3157 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 9.691779 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 143.411463 # Cycle average of tags in use -system.cpu.icache.total_refs 814 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 143.423519 # Cycle average of tags in use +system.cpu.icache.total_refs 896 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 291 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 2.797251 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 3.079038 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 143.411463 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.070025 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.070025 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 814 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 814 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 814 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 814 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 814 # number of overall hits -system.cpu.icache.overall_hits::total 814 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 364 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 364 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 364 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 364 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 364 # number of overall misses -system.cpu.icache.overall_misses::total 364 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 18418500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 18418500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 18418500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 18418500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 18418500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 18418500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1178 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1178 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1178 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1178 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1178 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1178 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.308998 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.308998 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.308998 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.308998 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.308998 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.308998 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50600.274725 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 50600.274725 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 50600.274725 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 50600.274725 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 50600.274725 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 50600.274725 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 143.423519 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.070031 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.070031 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 896 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 896 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 896 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 896 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 896 # number of overall hits +system.cpu.icache.overall_hits::total 896 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 362 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 362 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 362 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 362 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 362 # number of overall misses +system.cpu.icache.overall_misses::total 362 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 18347500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 18347500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 18347500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 18347500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 18347500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 18347500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1258 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1258 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1258 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1258 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1258 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1258 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.287758 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.287758 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.287758 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.287758 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.287758 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.287758 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50683.701657 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 50683.701657 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 50683.701657 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 50683.701657 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 50683.701657 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 50683.701657 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -307,12 +307,12 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 73 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 73 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 73 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 73 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 71 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 71 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 71 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 71 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 71 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 71 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 291 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 291 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 291 # number of demand (read+write) MSHR misses @@ -325,12 +325,12 @@ system.cpu.icache.demand_mshr_miss_latency::cpu.inst 15194000 system.cpu.icache.demand_mshr_miss_latency::total 15194000 # number of demand (read+write) MSHR miss cycles system.cpu.icache.overall_mshr_miss_latency::cpu.inst 15194000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_latency::total 15194000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.247029 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.247029 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.247029 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.247029 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.247029 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.247029 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.231320 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.231320 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.231320 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.231320 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.231320 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.231320 # mshr miss rate for overall accesses system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52213.058419 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52213.058419 # average ReadReq mshr miss latency system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52213.058419 # average overall mshr miss latency @@ -339,14 +339,14 @@ system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52213.058419 system.cpu.icache.overall_avg_mshr_miss_latency::total 52213.058419 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 85.214129 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 85.216900 # Cycle average of tags in use system.cpu.dcache.total_refs 914 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 135 # Sample count of references to valid blocks. system.cpu.dcache.avg_refs 6.770370 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 85.214129 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.020804 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.020804 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::cpu.data 85.216900 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.020805 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.020805 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 654 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 654 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 260 # number of WriteReq hits @@ -363,14 +363,14 @@ system.cpu.dcache.demand_misses::cpu.data 474 # n system.cpu.dcache.demand_misses::total 474 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 474 # number of overall misses system.cpu.dcache.overall_misses::total 474 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 3347500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 3347500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 19185000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 19185000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 22532500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 22532500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 22532500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 22532500 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 3347000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 3347000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 19183000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 19183000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 22530000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 22530000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 22530000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 22530000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 715 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 715 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 673 # number of WriteReq accesses(hits+misses) @@ -387,14 +387,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.341499 system.cpu.dcache.demand_miss_rate::total 0.341499 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.341499 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.341499 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54877.049180 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 54877.049180 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46452.784504 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 46452.784504 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 47536.919831 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 47536.919831 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 47536.919831 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 47536.919831 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54868.852459 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 54868.852459 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46447.941889 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 46447.941889 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 47531.645570 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 47531.645570 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 47531.645570 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 47531.645570 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 405 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 32 # number of cycles access was blocked @@ -421,12 +421,12 @@ system.cpu.dcache.overall_mshr_misses::cpu.data 135 system.cpu.dcache.overall_mshr_misses::total 135 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2939000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_latency::total 2939000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4153500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4153500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7092500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7092500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7092500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7092500 # number of overall MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4152500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4152500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7091500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7091500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7091500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7091500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.075524 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.075524 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.120357 # mshr miss rate for WriteReq accesses @@ -437,22 +437,22 @@ system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.097262 system.cpu.dcache.overall_mshr_miss_rate::total 0.097262 # mshr miss rate for overall accesses system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54425.925926 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54425.925926 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51277.777778 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51277.777778 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52537.037037 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 52537.037037 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52537.037037 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 52537.037037 # average overall mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51265.432099 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51265.432099 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52529.629630 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 52529.629630 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52529.629630 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 52529.629630 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 169.991473 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 170.006396 # Cycle average of tags in use system.cpu.l2cache.total_refs 3 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 342 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.008772 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 142.874602 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 27.116871 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004360 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 142.886606 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 27.119790 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004361 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.data 0.000828 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::total 0.005188 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits @@ -478,14 +478,14 @@ system.cpu.l2cache.overall_misses::total 423 # nu system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14875500 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2872500 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::total 17748000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4070000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4070000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4069000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4069000 # number of ReadExReq miss cycles system.cpu.l2cache.demand_miss_latency::cpu.inst 14875500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 6942500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 21818000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 6941500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 21817000 # number of demand (read+write) miss cycles system.cpu.l2cache.overall_miss_latency::cpu.inst 14875500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 6942500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 21818000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 6941500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 21817000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 291 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 54 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 345 # number of ReadReq accesses(hits+misses) @@ -511,14 +511,14 @@ system.cpu.l2cache.overall_miss_rate::total 0.992958 # system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 51472.318339 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 54198.113208 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::total 51894.736842 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50246.913580 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50246.913580 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50234.567901 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50234.567901 # average ReadExReq miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 51472.318339 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51809.701493 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 51579.196217 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51802.238806 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51576.832151 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 51472.318339 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51809.701493 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 51579.196217 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51802.238806 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51576.832151 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -538,17 +538,17 @@ system.cpu.l2cache.demand_mshr_misses::total 423 system.cpu.l2cache.overall_mshr_misses::cpu.inst 289 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 134 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 423 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11235436 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11236437 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2207572 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13443008 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3066568 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3066568 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11235436 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5274140 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 16509576 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11235436 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5274140 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 16509576 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13444009 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3066068 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3066068 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11236437 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5273640 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16510077 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11236437 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5273640 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16510077 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993127 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.981481 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.991304 # mshr miss rate for ReadReq accesses @@ -560,17 +560,17 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.992958 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993127 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.992593 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.992958 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 38876.941176 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 38880.404844 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 41652.301887 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39307.040936 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 37858.864198 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 37858.864198 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 38876.941176 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 39359.253731 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39029.730496 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 38876.941176 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 39359.253731 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39029.730496 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39309.967836 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 37852.691358 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 37852.691358 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 38880.404844 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 39355.522388 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39030.914894 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 38880.404844 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 39355.522388 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39030.914894 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/config.ini b/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/config.ini index a6a41648e..5620e85e4 100644 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/config.ini +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -82,7 +82,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/sparc/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/sparc/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -106,7 +106,7 @@ slave=system.system_port system.cpu.icache_port system.cpu.dcache_port [system.physmem] type=SimpleMemory bandwidth=73.000000 -clock=1 +clock=1000 conf_table_reported=false in_addr_map=true latency=30000 diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/simout b/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/simout index 3e672ef03..3359de27e 100755 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/simout +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/simout @@ -1,9 +1,9 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:12:59 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:46:02 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-atomic -re tests/run.py build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-atomic Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/stats.txt index 9a9c3bf56..a4c6ca2b7 100644 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/stats.txt +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000003 # Nu sim_ticks 2694500 # Number of ticks simulated final_tick 2694500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 126208 # Simulator instruction rate (inst/s) -host_op_rate 126157 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 63788253 # Simulator tick rate (ticks/s) -host_mem_usage 221040 # Number of bytes of host memory used -host_seconds 0.04 # Real time elapsed on the host +host_inst_rate 63026 # Simulator instruction rate (inst/s) +host_op_rate 63015 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 31868954 # Simulator tick rate (ticks/s) +host_mem_usage 212680 # Number of bytes of host memory used +host_seconds 0.08 # Real time elapsed on the host sim_insts 5327 # Number of instructions simulated sim_ops 5327 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 21480 # Number of bytes read from this memory diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/config.ini b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/config.ini index 61c642df2..ab18e451d 100644 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/config.ini +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/config.ini @@ -78,7 +78,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/sparc/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/sparc/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -106,7 +106,7 @@ version=0 [system.dir_cntrl0.directory] type=RubyDirectoryMemory map_levels=4 -numa_high_bit=6 +numa_high_bit=5 size=134217728 use_map=false version=0 diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/simerr b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/simerr index e45cd058f..5da3f0737 100755 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/simerr +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/simerr @@ -1,2 +1,6 @@ +Warning: rounding error > tolerance + 0.072760 rounded to 0 +Warning: rounding error > tolerance + 0.072760 rounded to 0 warn: Sockets disabled, not accepting gdb connections hack: be nice to actually delete the event here diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/simout b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/simout index d65bb97a2..18fb5a397 100755 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/simout +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/simout @@ -1,11 +1,9 @@ -Redirecting stdout to build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-timing-ruby/simout -Redirecting stderr to build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-timing-ruby/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 9 2012 13:47:14 -gem5 started Sep 9 2012 13:47:33 -gem5 executing on ribera.cs.wisc.edu +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:45:52 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-timing-ruby -re tests/run.py build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-timing-ruby Global frequency set at 1000000000 ticks per second info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt index 59ceed6d6..0ee67c488 100644 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000108 # Nu sim_ticks 107952 # Number of ticks simulated final_tick 107952 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000 # Frequency of simulated ticks -host_inst_rate 10153 # Simulator instruction rate (inst/s) -host_op_rate 10153 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 205737 # Simulator tick rate (ticks/s) -host_mem_usage 240612 # Number of bytes of host memory used -host_seconds 0.52 # Real time elapsed on the host +host_inst_rate 33106 # Simulator instruction rate (inst/s) +host_op_rate 33103 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 670773 # Simulator tick rate (ticks/s) +host_mem_usage 232832 # Number of bytes of host memory used +host_seconds 0.16 # Real time elapsed on the host sim_insts 5327 # Number of instructions simulated sim_ops 5327 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 21480 # Number of bytes read from this memory diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/config.ini b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/config.ini index 135ea172c..bf88dfd5e 100644 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/config.ini +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -61,22 +61,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -92,22 +92,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -124,24 +124,24 @@ size=64 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=10000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=10000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -151,10 +151,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -169,7 +169,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/sparc/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/sparc/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -193,7 +193,7 @@ slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] type=SimpleMemory bandwidth=73.000000 -clock=1 +clock=1000 conf_table_reported=false in_addr_map=true latency=30000 diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/simout b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/simout index 2fc16fb0f..ff092cd6d 100755 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/simout +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/simout @@ -1,10 +1,10 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:13:07 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:46:02 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-timing -re tests/run.py build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... -Hello World!Exiting @ tick 29527000 because target called exit() +Hello World!Exiting @ tick 27800000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/stats.txt index 37ab13bca..df9fd5f9b 100644 --- a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000028 # Nu sim_ticks 27800000 # Number of ticks simulated final_tick 27800000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 251441 # Simulator instruction rate (inst/s) -host_op_rate 251244 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1310200039 # Simulator tick rate (ticks/s) -host_mem_usage 220428 # Number of bytes of host memory used -host_seconds 0.02 # Real time elapsed on the host +host_inst_rate 85623 # Simulator instruction rate (inst/s) +host_op_rate 85602 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 446634768 # Simulator tick rate (ticks/s) +host_mem_usage 221096 # Number of bytes of host memory used +host_seconds 0.06 # Real time elapsed on the host sim_insts 5327 # Number of instructions simulated sim_ops 5327 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 16320 # Number of bytes read from this memory diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini index 98b722b0c..85178b3d5 100644 --- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=DerivO3CPU -children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -78,6 +78,7 @@ iewToFetchDelay=1 iewToRenameDelay=1 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa issueToExecuteDelay=1 issueWidth=8 itb=system.cpu.itb @@ -129,18 +130,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -159,7 +160,7 @@ walker=system.cpu.dtb.walker [system.cpu.dtb.walker] type=X86PagetableWalker -clock=1 +clock=500 system=system port=system.cpu.toL2Bus.slave[3] @@ -431,18 +432,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -455,7 +456,7 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=X86LocalApic -clock=1 +clock=500 int_latency=1000 pio_addr=2305843009213693952 pio_latency=100000 @@ -464,6 +465,9 @@ int_master=system.membus.slave[2] int_slave=system.membus.master[2] pio=system.membus.master[1] +[system.cpu.isa] +type=X86ISA + [system.cpu.itb] type=X86TLB children=walker @@ -472,31 +476,31 @@ walker=system.cpu.itb.walker [system.cpu.itb.walker] type=X86PagetableWalker -clock=1 +clock=500 system=system port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -506,10 +510,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port @@ -524,7 +528,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/x86/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/x86/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -546,15 +550,28 @@ master=system.physmem.port system.cpu.interrupts.pio system.cpu.interrupts.int_s slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_master [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout index 1bec04837..c8ef0214a 100755 --- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/simout @@ -1,13 +1,11 @@ -Redirecting stdout to build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing/simout -Redirecting stderr to build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 10 2012 21:50:34 -gem5 started Sep 10 2012 21:50:39 -gem5 executing on ribera.cs.wisc.edu +gem5 compiled Oct 30 2012 11:14:29 +gem5 started Oct 30 2012 16:15:47 +gem5 executing on u200540-lin command line: build/X86/gem5.opt -d build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 12607000 because target called exit() +Exiting @ tick 15014000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt index 272509d41..e6a1ad3f3 100644 --- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt @@ -1,53 +1,53 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000015 # Number of seconds simulated -sim_ticks 15249000 # Number of ticks simulated -final_tick 15249000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 15014000 # Number of ticks simulated +final_tick 15014000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 41998 # Simulator instruction rate (inst/s) -host_op_rate 76065 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 119014725 # Simulator tick rate (ticks/s) -host_mem_usage 225728 # Number of bytes of host memory used -host_seconds 0.13 # Real time elapsed on the host +host_inst_rate 32657 # Simulator instruction rate (inst/s) +host_op_rate 59148 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 91121721 # Simulator tick rate (ticks/s) +host_mem_usage 223384 # Number of bytes of host memory used +host_seconds 0.16 # Real time elapsed on the host sim_insts 5380 # Number of instructions simulated sim_ops 9745 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 19520 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9280 # Number of bytes read from this memory -system.physmem.bytes_read::total 28800 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 19520 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 19520 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 305 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 145 # Number of read requests responded to by this memory -system.physmem.num_reads::total 450 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1280083940 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 608564496 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1888648436 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1280083940 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1280083940 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1280083940 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 608564496 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1888648436 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 451 # Total number of read requests seen +system.physmem.bytes_read::cpu.inst 19392 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9344 # Number of bytes read from this memory +system.physmem.bytes_read::total 28736 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 19392 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 19392 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 303 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 146 # Number of read requests responded to by this memory +system.physmem.num_reads::total 449 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1291594512 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 622352471 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1913946983 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1291594512 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1291594512 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1291594512 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 622352471 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1913946983 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 450 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 451 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 28800 # Total number of bytes read from memory +system.physmem.cpureqs 450 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28736 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 28800 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 28736 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 40 # Track reads on a per bank basis +system.physmem.perBankRdReqs::0 41 # Track reads on a per bank basis system.physmem.perBankRdReqs::1 20 # Track reads on a per bank basis system.physmem.perBankRdReqs::2 55 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 23 # Track reads on a per bank basis system.physmem.perBankRdReqs::4 52 # Track reads on a per bank basis system.physmem.perBankRdReqs::5 23 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 16 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 17 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 14 # Track reads on a per bank basis system.physmem.perBankRdReqs::8 22 # Track reads on a per bank basis system.physmem.perBankRdReqs::9 35 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 31 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 40 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 29 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 39 # Track reads on a per bank basis system.physmem.perBankRdReqs::12 12 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 17 # Track reads on a per bank basis system.physmem.perBankRdReqs::14 34 # Track reads on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 15226500 # Total gap between requests +system.physmem.totGap 14992500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 451 # Categorize read packet sizes +system.physmem.readPktSize::6 450 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -99,8 +99,8 @@ system.physmem.neitherpktsize::6 0 # ca system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes system.physmem.rdQLenPdf::0 230 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 155 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 56 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 151 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 59 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 9 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -164,265 +164,265 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 1663951 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 11993951 # Sum of mem lat for all requests -system.physmem.totBusLat 1804000 # Total cycles spent in databus access -system.physmem.totBankLat 8526000 # Total cycles spent in bank access -system.physmem.avgQLat 3689.47 # Average queueing delay per request -system.physmem.avgBankLat 18904.66 # Average bank access latency per request +system.physmem.totQLat 1656450 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 12024450 # Sum of mem lat for all requests +system.physmem.totBusLat 1800000 # Total cycles spent in databus access +system.physmem.totBankLat 8568000 # Total cycles spent in bank access +system.physmem.avgQLat 3681.00 # Average queueing delay per request +system.physmem.avgBankLat 19040.00 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 26594.13 # Average memory access latency -system.physmem.avgRdBW 1888.65 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 26721.00 # Average memory access latency +system.physmem.avgRdBW 1913.95 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1888.65 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1913.95 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 11.80 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.79 # Average read queue length over time +system.physmem.busUtil 11.96 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.80 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 354 # Number of row buffer hits during reads +system.physmem.readRowHits 352 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 78.49 # Row buffer hit rate for reads +system.physmem.readRowHitRate 78.22 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 33761.64 # Average gap between requests +system.physmem.avgGap 33316.67 # Average gap between requests system.cpu.workload.num_syscalls 11 # Number of system calls -system.cpu.numCycles 30499 # number of cpu cycles simulated +system.cpu.numCycles 30029 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 3124 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 3124 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 575 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 2554 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 779 # Number of BTB hits +system.cpu.BPredUnit.lookups 3018 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 3018 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 546 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 2500 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 796 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 9097 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 15002 # Number of instructions fetch has processed -system.cpu.fetch.Branches 3124 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 779 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 4073 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 2573 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 3671 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 39 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 217 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 15 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 1972 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 311 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 19065 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.398846 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.899430 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 8962 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 14512 # Number of instructions fetch has processed +system.cpu.fetch.Branches 3018 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 796 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 3937 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 2417 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 3663 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 29 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 144 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 18 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 1880 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 287 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 18583 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.378572 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.879282 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 15096 79.18% 79.18% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 179 0.94% 80.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 149 0.78% 80.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 207 1.09% 81.99% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 179 0.94% 82.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 177 0.93% 83.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 231 1.21% 85.07% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 192 1.01% 86.07% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 2655 13.93% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 14745 79.35% 79.35% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 189 1.02% 80.36% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 157 0.84% 81.21% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 193 1.04% 82.25% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 162 0.87% 83.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 175 0.94% 84.06% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 261 1.40% 85.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 161 0.87% 86.33% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 2540 13.67% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 19065 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.102430 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.491885 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 9663 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 3644 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 3665 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 140 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1953 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 25430 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 1953 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 10013 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 2382 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 508 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 3439 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 770 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 23869 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 12 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 27 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 648 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 26126 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 57405 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 57389 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 18583 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.100503 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.483266 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 9455 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 3616 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 3547 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 135 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1830 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 24449 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 1830 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 9798 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 2386 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 485 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 3325 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 759 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 22967 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 7 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 39 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 640 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 25104 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 55188 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 55172 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups system.cpu.rename.CommittedMaps 11060 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 15066 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 14044 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 31 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 31 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 2094 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2405 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1772 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 13 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 3 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 21302 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.rename.skidInsts 2021 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2205 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1755 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 11 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 7 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 20454 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 37 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 17998 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 209 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 10762 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 14777 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 17349 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 213 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 9974 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 13873 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 24 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 19065 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.944034 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.806602 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 18583 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.933595 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.794406 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 13533 70.98% 70.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1394 7.31% 78.30% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 1058 5.55% 83.84% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 719 3.77% 87.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 757 3.97% 91.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 676 3.55% 95.13% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 613 3.22% 98.35% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 275 1.44% 99.79% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 40 0.21% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 13202 71.04% 71.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1386 7.46% 78.50% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 1042 5.61% 84.11% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 691 3.72% 87.83% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 742 3.99% 91.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 623 3.35% 95.17% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 598 3.22% 98.39% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 257 1.38% 99.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 42 0.23% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 19065 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 18583 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 132 74.58% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 74.58% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 23 12.99% 87.57% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 22 12.43% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 138 77.53% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 77.53% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 19 10.67% 88.20% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 21 11.80% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 4 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 14399 80.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 80.03% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2084 11.58% 91.60% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1511 8.40% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 5 0.03% 0.03% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 13962 80.48% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 80.51% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 1900 10.95% 91.46% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1482 8.54% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 17998 # Type of FU issued -system.cpu.iq.rate 0.590118 # Inst issue rate -system.cpu.iq.fu_busy_cnt 177 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.009834 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 55439 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 32107 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 16514 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 17349 # Type of FU issued +system.cpu.iq.rate 0.577742 # Inst issue rate +system.cpu.iq.fu_busy_cnt 178 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.010260 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 53664 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 30472 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 16003 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 8 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 4 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 4 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 18167 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 17518 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 4 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 180 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 157 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1353 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 24 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 11 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 838 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 1153 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 13 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 12 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 821 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 15 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 14 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1953 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 1731 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 30 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 21339 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 34 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2405 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1772 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 1830 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 1703 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 33 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 20491 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 33 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2205 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1755 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 33 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewIQFullEvents 3 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 11 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 65 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 652 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 717 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 17023 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 1944 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 975 # Number of squashed instructions skipped in execute +system.cpu.iew.memOrderViolationEvents 12 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 56 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 601 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 657 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 16425 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 1777 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 924 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 3334 # number of memory reference insts executed -system.cpu.iew.exec_branches 1674 # Number of branches executed -system.cpu.iew.exec_stores 1390 # Number of stores executed -system.cpu.iew.exec_rate 0.558149 # Inst execution rate -system.cpu.iew.wb_sent 16747 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 16518 # cumulative count of insts written-back -system.cpu.iew.wb_producers 10593 # num instructions producing a value -system.cpu.iew.wb_consumers 16382 # num instructions consuming a value +system.cpu.iew.exec_refs 3140 # number of memory reference insts executed +system.cpu.iew.exec_branches 1630 # Number of branches executed +system.cpu.iew.exec_stores 1363 # Number of stores executed +system.cpu.iew.exec_rate 0.546971 # Inst execution rate +system.cpu.iew.wb_sent 16197 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 16007 # cumulative count of insts written-back +system.cpu.iew.wb_producers 10178 # num instructions producing a value +system.cpu.iew.wb_consumers 15727 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.541592 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.646624 # average fanout of values written-back +system.cpu.iew.wb_rate 0.533051 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.647167 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 11593 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 10745 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 13 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 604 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 17112 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.569483 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.430880 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 566 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 16753 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.581687 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.458321 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 13541 79.13% 79.13% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1338 7.82% 86.95% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 619 3.62% 90.57% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 703 4.11% 94.68% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 373 2.18% 96.86% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 140 0.82% 97.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 121 0.71% 98.38% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 74 0.43% 98.81% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 203 1.19% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 13226 78.95% 78.95% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1316 7.86% 86.80% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 596 3.56% 90.36% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 710 4.24% 94.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 351 2.10% 96.69% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 138 0.82% 97.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 120 0.72% 98.23% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 75 0.45% 98.68% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 221 1.32% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 17112 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 16753 # Number of insts commited each cycle system.cpu.commit.committedInsts 5380 # Number of instructions committed system.cpu.commit.committedOps 9745 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -433,283 +433,179 @@ system.cpu.commit.branches 1208 # Nu system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. system.cpu.commit.int_insts 9650 # Number of committed integer instructions. system.cpu.commit.function_calls 0 # Number of function calls committed. -system.cpu.commit.bw_lim_events 203 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 221 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 38247 # The number of ROB reads -system.cpu.rob.rob_writes 44659 # The number of ROB writes -system.cpu.timesIdled 152 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 11434 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 37022 # The number of ROB reads +system.cpu.rob.rob_writes 42839 # The number of ROB writes +system.cpu.timesIdled 153 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 11446 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5380 # Number of Instructions Simulated system.cpu.committedOps 9745 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 5380 # Number of Instructions Simulated -system.cpu.cpi 5.668959 # CPI: Cycles Per Instruction -system.cpu.cpi_total 5.668959 # CPI: Total CPI of All Threads -system.cpu.ipc 0.176399 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.176399 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 29908 # number of integer regfile reads -system.cpu.int_regfile_writes 17845 # number of integer regfile writes +system.cpu.cpi 5.581599 # CPI: Cycles Per Instruction +system.cpu.cpi_total 5.581599 # CPI: Total CPI of All Threads +system.cpu.ipc 0.179160 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.179160 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 28874 # number of integer regfile reads +system.cpu.int_regfile_writes 17232 # number of integer regfile writes system.cpu.fp_regfile_reads 4 # number of floating regfile reads -system.cpu.misc_regfile_reads 7467 # number of misc regfile reads +system.cpu.misc_regfile_reads 7155 # number of misc regfile reads system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 145.993781 # Cycle average of tags in use -system.cpu.icache.total_refs 1566 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 306 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 5.117647 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 144.838361 # Cycle average of tags in use +system.cpu.icache.total_refs 1482 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 304 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 4.875000 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 145.993781 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.071286 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.071286 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1566 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1566 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1566 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1566 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1566 # number of overall hits -system.cpu.icache.overall_hits::total 1566 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 406 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 406 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 406 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 406 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 406 # number of overall misses -system.cpu.icache.overall_misses::total 406 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 19356000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 19356000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 19356000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 19356000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 19356000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 19356000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1972 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1972 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1972 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1972 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1972 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1972 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.205882 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.205882 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.205882 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.205882 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.205882 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.205882 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47674.876847 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 47674.876847 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 47674.876847 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 47674.876847 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 47674.876847 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 47674.876847 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 302 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 144.838361 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.070722 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.070722 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1482 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1482 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1482 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1482 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1482 # number of overall hits +system.cpu.icache.overall_hits::total 1482 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 398 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 398 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 398 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 398 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 398 # number of overall misses +system.cpu.icache.overall_misses::total 398 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 19300000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 19300000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 19300000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 19300000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 19300000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 19300000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1880 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1880 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1880 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1880 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1880 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1880 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.211702 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.211702 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.211702 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.211702 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.211702 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.211702 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48492.462312 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 48492.462312 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 48492.462312 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 48492.462312 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 48492.462312 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 48492.462312 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 308 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 7 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 43.142857 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 44 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 100 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 100 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 100 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 100 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 100 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 100 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 306 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 306 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 306 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 306 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 306 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 306 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 15469000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 15469000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 15469000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 15469000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 15469000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 15469000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.155172 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.155172 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.155172 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.155172 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.155172 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.155172 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50552.287582 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50552.287582 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50552.287582 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 50552.287582 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50552.287582 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 50552.287582 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 94 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 94 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 94 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 94 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 94 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 94 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 304 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 304 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 304 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 304 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 304 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 304 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 15461500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 15461500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 15461500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 15461500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 15461500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 15461500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.161702 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.161702 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.161702 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.161702 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.161702 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.161702 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50860.197368 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50860.197368 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50860.197368 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 50860.197368 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50860.197368 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 50860.197368 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 83.489938 # Cycle average of tags in use -system.cpu.dcache.total_refs 2406 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 143 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 16.825175 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 83.489938 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.020383 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.020383 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1548 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1548 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 858 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 858 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2406 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2406 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2406 # number of overall hits -system.cpu.dcache.overall_hits::total 2406 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 132 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 132 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 76 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 76 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 208 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 208 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 208 # number of overall misses -system.cpu.dcache.overall_misses::total 208 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 6548500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 6548500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 4231000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 4231000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 10779500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 10779500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 10779500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 10779500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1680 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1680 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 934 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 934 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2614 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2614 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2614 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2614 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.078571 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.078571 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.081370 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.081370 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.079572 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.079572 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.079572 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.079572 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49609.848485 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 49609.848485 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55671.052632 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 55671.052632 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 51824.519231 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 51824.519231 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 51824.519231 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 51824.519231 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 108 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 5 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 21.600000 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 62 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 62 # number of ReadReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 62 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 62 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 62 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 62 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 70 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 70 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 76 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 146 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 146 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 146 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 146 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3696500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3696500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4079000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4079000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7775500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7775500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7775500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7775500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.041667 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.041667 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081370 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081370 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.055853 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.055853 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.055853 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.055853 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52807.142857 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52807.142857 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53671.052632 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53671.052632 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53256.849315 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 53256.849315 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53256.849315 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 53256.849315 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 179.176449 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 178.021325 # Cycle average of tags in use system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 374 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.002674 # Average number of references to valid blocks. +system.cpu.l2cache.sampled_refs 373 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.002681 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 146.139957 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 33.036492 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004460 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 144.985294 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 33.036031 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004425 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.data 0.001008 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.005468 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.005433 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits system.cpu.l2cache.overall_hits::total 1 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 305 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 70 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 375 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 303 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 71 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 374 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 76 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 76 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 305 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 146 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 451 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 305 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 146 # number of overall misses -system.cpu.l2cache.overall_misses::total 451 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 15152000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3773500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 18925500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4003000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4003000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 15152000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7776500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 22928500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 15152000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7776500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 22928500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 306 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 70 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 376 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.demand_misses::cpu.inst 303 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 147 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 450 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 303 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 147 # number of overall misses +system.cpu.l2cache.overall_misses::total 450 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 15146500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3811000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 18957500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3992500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3992500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 15146500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7803500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 22950000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 15146500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7803500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 22950000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 304 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 71 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 375 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 76 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 76 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 306 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 146 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 452 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 306 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 146 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 452 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996732 # miss rate for ReadReq accesses +system.cpu.l2cache.demand_accesses::cpu.inst 304 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 451 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 304 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 451 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996711 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.997340 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.997333 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996732 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996711 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.997788 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996732 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.997783 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996711 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.997788 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 49678.688525 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 53907.142857 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 50468 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52671.052632 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52671.052632 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 49678.688525 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 53263.698630 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 50839.246120 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 49678.688525 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 53263.698630 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 50839.246120 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.997783 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 49988.448845 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 53676.056338 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 50688.502674 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52532.894737 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52532.894737 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 49988.448845 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 53085.034014 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 49988.448845 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 53085.034014 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51000 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -718,50 +614,154 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 305 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 70 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 375 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 303 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 71 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 374 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 76 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 76 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 305 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 146 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 451 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 305 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 146 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 451 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11317954 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2918074 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14236028 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3040610 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3040610 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11317954 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5958684 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 17276638 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11317954 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5958684 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 17276638 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996732 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 303 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 450 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 303 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 450 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11336452 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2944072 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14280524 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3029110 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3029110 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11336452 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5973182 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 17309634 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11336452 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5973182 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 17309634 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996711 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997340 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997333 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996732 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996711 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.997788 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996732 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.997783 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996711 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.997788 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37108.045902 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 41686.771429 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37962.741333 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40008.026316 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40008.026316 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37108.045902 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40812.904110 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38307.401330 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37108.045902 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40812.904110 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38307.401330 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.997783 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37414.033003 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 41465.802817 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 38183.219251 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 39856.710526 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 39856.710526 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37414.033003 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40633.891156 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38465.853333 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37414.033003 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40633.891156 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38465.853333 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 0 # number of replacements +system.cpu.dcache.tagsinuse 83.281408 # Cycle average of tags in use +system.cpu.dcache.total_refs 2284 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 144 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 15.861111 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 83.281408 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.020332 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.020332 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1426 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1426 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 858 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 858 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 2284 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2284 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2284 # number of overall hits +system.cpu.dcache.overall_hits::total 2284 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 126 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 126 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 76 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 76 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 202 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 202 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 202 # number of overall misses +system.cpu.dcache.overall_misses::total 202 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 6336000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 6336000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 4220500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 4220500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 10556500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 10556500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 10556500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 10556500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1552 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1552 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 934 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 934 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 2486 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2486 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2486 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2486 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.081186 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.081186 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.081370 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.081370 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.081255 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.081255 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.081255 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.081255 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50285.714286 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 50285.714286 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55532.894737 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 55532.894737 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 52259.900990 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 52259.900990 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 52259.900990 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 52259.900990 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 132 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 6 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 22 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 55 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 55 # number of ReadReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 55 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 55 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 55 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 55 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 71 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 71 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 76 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3735000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3735000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4068500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4068500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7803500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7803500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7803500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7803500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045747 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045747 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081370 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081370 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.059131 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.059131 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.059131 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.059131 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52605.633803 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52605.633803 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53532.894737 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53532.894737 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53085.034014 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 53085.034014 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53085.034014 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 53085.034014 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini index 358d71402..431cc37fd 100644 --- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini +++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -129,18 +129,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -423,18 +423,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -455,24 +455,24 @@ size=48 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -482,10 +482,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -500,7 +500,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/alpha/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/alpha/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -519,7 +519,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/hello/bin/alpha/linux/hello +executable=/projects/pd/randd/dist/test-progs/hello/bin/alpha/linux/hello gid=100 input=cin max_stack_size=67108864 @@ -541,15 +541,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout index b2c42f9a9..d895f3126 100755 --- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout +++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout @@ -1,9 +1,9 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 16:51:51 -gem5 started Aug 13 2012 17:17:24 -gem5 executing on zizzer +gem5 compiled Nov 1 2012 14:46:44 +gem5 started Nov 1 2012 15:18:34 +gem5 executing on u200540-lin command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -11,4 +11,4 @@ info: Increasing stack size by one page. info: Increasing stack size by one page. Hello world! Hello world! -Exiting @ tick 14993500 because target called exit() +Exiting @ tick 19857000 because target called exit() diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt index 6142b96e8..b523abef7 100644 --- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt +++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt @@ -1,57 +1,57 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000020 # Number of seconds simulated -sim_ticks 20334000 # Number of ticks simulated -final_tick 20334000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 19857000 # Number of ticks simulated +final_tick 19857000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 80964 # Simulator instruction rate (inst/s) -host_op_rate 80958 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 129154883 # Simulator tick rate (ticks/s) -host_mem_usage 217900 # Number of bytes of host memory used -host_seconds 0.16 # Real time elapsed on the host +host_inst_rate 50642 # Simulator instruction rate (inst/s) +host_op_rate 50640 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 78893380 # Simulator tick rate (ticks/s) +host_mem_usage 214784 # Number of bytes of host memory used +host_seconds 0.25 # Real time elapsed on the host sim_insts 12745 # Number of instructions simulated sim_ops 12745 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 39872 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 22784 # Number of bytes read from this memory -system.physmem.bytes_read::total 62656 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 39872 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 39872 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 623 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 356 # Number of read requests responded to by this memory -system.physmem.num_reads::total 979 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1960853743 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1120487853 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 3081341595 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1960853743 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1960853743 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1960853743 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1120487853 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 3081341595 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 979 # Total number of read requests seen +system.physmem.bytes_read::cpu.inst 39808 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 22400 # Number of bytes read from this memory +system.physmem.bytes_read::total 62208 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 39808 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 39808 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 622 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 350 # Number of read requests responded to by this memory +system.physmem.num_reads::total 972 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 2004733847 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1128065670 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 3132799517 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 2004733847 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 2004733847 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 2004733847 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1128065670 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 3132799517 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 972 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 979 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 62656 # Total number of bytes read from memory +system.physmem.cpureqs 972 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 62208 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 62656 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 62208 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed system.physmem.perBankRdReqs::0 73 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 52 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 71 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 123 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 81 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 51 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 70 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 122 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 80 # Track reads on a per bank basis system.physmem.perBankRdReqs::5 26 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 16 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 76 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 17 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 74 # Track reads on a per bank basis system.physmem.perBankRdReqs::8 74 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 27 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 72 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 99 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 76 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 27 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 11 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 75 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 28 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 71 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 100 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 74 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 26 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 10 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 76 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 20181000 # Total gap between requests +system.physmem.totGap 19816500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 979 # Categorize read packet sizes +system.physmem.readPktSize::6 972 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -98,12 +98,12 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 247 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 340 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 206 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 122 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 49 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 14 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 272 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 318 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 215 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 98 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 50 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 18 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -164,47 +164,47 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 11431477 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 34163477 # Sum of mem lat for all requests -system.physmem.totBusLat 3916000 # Total cycles spent in databus access -system.physmem.totBankLat 18816000 # Total cycles spent in bank access -system.physmem.avgQLat 11676.69 # Average queueing delay per request -system.physmem.avgBankLat 19219.61 # Average bank access latency per request +system.physmem.totQLat 11651972 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 34145972 # Sum of mem lat for all requests +system.physmem.totBusLat 3888000 # Total cycles spent in databus access +system.physmem.totBankLat 18606000 # Total cycles spent in bank access +system.physmem.avgQLat 11987.63 # Average queueing delay per request +system.physmem.avgBankLat 19141.98 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 34896.30 # Average memory access latency -system.physmem.avgRdBW 3081.34 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 35129.60 # Average memory access latency +system.physmem.avgRdBW 3132.80 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 3081.34 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 3132.80 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 19.26 # Data bus utilization in percentage -system.physmem.avgRdQLen 1.68 # Average read queue length over time +system.physmem.busUtil 19.58 # Data bus utilization in percentage +system.physmem.avgRdQLen 1.72 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 740 # Number of row buffer hits during reads +system.physmem.readRowHits 733 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 75.59 # Row buffer hit rate for reads +system.physmem.readRowHitRate 75.41 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 20613.89 # Average gap between requests +system.physmem.avgGap 20387.35 # Average gap between requests system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 4607 # DTB read hits -system.cpu.dtb.read_misses 109 # DTB read misses +system.cpu.dtb.read_hits 4359 # DTB read hits +system.cpu.dtb.read_misses 96 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 4716 # DTB read accesses -system.cpu.dtb.write_hits 2105 # DTB write hits -system.cpu.dtb.write_misses 77 # DTB write misses +system.cpu.dtb.read_accesses 4455 # DTB read accesses +system.cpu.dtb.write_hits 2014 # DTB write hits +system.cpu.dtb.write_misses 72 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 2182 # DTB write accesses -system.cpu.dtb.data_hits 6712 # DTB hits -system.cpu.dtb.data_misses 186 # DTB misses +system.cpu.dtb.write_accesses 2086 # DTB write accesses +system.cpu.dtb.data_hits 6373 # DTB hits +system.cpu.dtb.data_misses 168 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 6898 # DTB accesses -system.cpu.itb.fetch_hits 5687 # ITB hits -system.cpu.itb.fetch_misses 59 # ITB misses +system.cpu.dtb.data_accesses 6541 # DTB accesses +system.cpu.itb.fetch_hits 5250 # ITB hits +system.cpu.itb.fetch_misses 57 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 5746 # ITB accesses +system.cpu.itb.fetch_accesses 5307 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -219,358 +219,358 @@ system.cpu.itb.data_acv 0 # DT system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload0.num_syscalls 17 # Number of system calls system.cpu.workload1.num_syscalls 17 # Number of system calls -system.cpu.numCycles 40669 # number of cpu cycles simulated +system.cpu.numCycles 39715 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 6981 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 3954 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1690 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 5146 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 870 # Number of BTB hits +system.cpu.BPredUnit.lookups 6348 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 3569 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1446 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 4530 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 874 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 937 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 198 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 1717 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 38666 # Number of instructions fetch has processed -system.cpu.fetch.Branches 6981 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 1807 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 6508 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 2004 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 376 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.CacheLines 5687 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 915 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 27168 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.423218 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.808405 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 898 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 184 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 1539 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 35371 # Number of instructions fetch has processed +system.cpu.fetch.Branches 6348 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1772 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 5994 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1779 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 370 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.CacheLines 5250 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 858 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 26295 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.345161 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.748208 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 20660 76.05% 76.05% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 537 1.98% 78.02% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 399 1.47% 79.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 504 1.86% 81.35% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 464 1.71% 83.05% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 436 1.60% 84.66% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 485 1.79% 86.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 591 2.18% 88.62% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 3092 11.38% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 20301 77.20% 77.20% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 545 2.07% 79.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 388 1.48% 80.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 414 1.57% 82.33% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 431 1.64% 83.97% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 401 1.53% 85.49% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 440 1.67% 87.16% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 561 2.13% 89.30% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 2814 10.70% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 27168 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.171654 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.950749 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 38149 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 6961 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 5575 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 517 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 2929 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 646 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 395 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 33907 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 727 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 2929 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 38897 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 3834 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 984 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 5237 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 2250 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 31157 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 57 # Number of times rename has blocked due to ROB full -system.cpu.rename.LSQFullEvents 2290 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 23416 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 38564 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 38530 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 26295 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.159839 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.890621 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 37128 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 7028 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 5161 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 465 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 2623 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 533 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 326 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 31237 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 663 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 2623 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 37789 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 3807 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 1133 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 4855 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 2198 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 28851 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 56 # Number of times rename has blocked due to ROB full +system.cpu.rename.LSQFullEvents 2210 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 21669 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 35547 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 35513 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 34 # Number of floating rename lookups system.cpu.rename.CommittedMaps 9140 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 14276 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 53 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 41 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 6217 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 3020 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1445 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 5 # Number of conflicting loads. +system.cpu.rename.UndoneMaps 12529 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 51 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 39 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 6010 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2907 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1363 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.memDep1.insertedLoads 2972 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep1.insertedStores 1380 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep1.conflictingLoads 10 # Number of conflicting loads. +system.cpu.memDep1.insertedLoads 2775 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep1.insertedStores 1297 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep1.conflictingLoads 6 # Number of conflicting loads. system.cpu.memDep1.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 27184 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 71 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 22298 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 145 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 13301 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 8222 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 37 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 27168 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.820745 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.402255 # Number of insts issued each cycle +system.cpu.iq.iqInstsAdded 25429 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 70 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 21088 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 110 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 11668 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 7282 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 36 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 26295 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.801978 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.371425 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 17752 65.34% 65.34% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 3320 12.22% 77.56% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 2545 9.37% 86.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 1596 5.87% 92.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 1085 3.99% 96.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 559 2.06% 98.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 231 0.85% 99.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 61 0.22% 99.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 19 0.07% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 17201 65.42% 65.42% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 3228 12.28% 77.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 2604 9.90% 87.59% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 1566 5.96% 93.55% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 907 3.45% 97.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 493 1.87% 98.87% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 226 0.86% 99.73% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 55 0.21% 99.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 15 0.06% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 27168 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 26295 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 13 6.70% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.70% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 118 60.82% 67.53% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 63 32.47% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 11 5.67% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.67% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 117 60.31% 65.98% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 66 34.02% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 7510 66.63% 66.65% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.01% 66.66% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 66.66% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.68% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2596 23.03% 89.71% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1160 10.29% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 6973 65.93% 65.95% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.01% 65.96% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.96% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.98% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2492 23.56% 89.54% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1106 10.46% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 11271 # Type of FU issued +system.cpu.iq.FU_type_0::total 10576 # Type of FU issued system.cpu.iq.FU_type_1::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_1::IntAlu 7311 66.30% 66.32% # Type of FU issued -system.cpu.iq.FU_type_1::IntMult 1 0.01% 66.33% # Type of FU issued -system.cpu.iq.FU_type_1::IntDiv 0 0.00% 66.33% # Type of FU issued -system.cpu.iq.FU_type_1::FloatAdd 2 0.02% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::FloatCmp 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::FloatCvt 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::FloatMult 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::FloatDiv 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::FloatSqrt 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAdd 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAddAcc 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAlu 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdCmp 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdCvt 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMisc 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMult 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMultAcc 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdShift 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdShiftAcc 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdSqrt 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatAdd 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatAlu 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatCmp 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatCvt 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatDiv 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMisc 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMult 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMultAcc 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatSqrt 0 0.00% 66.35% # Type of FU issued -system.cpu.iq.FU_type_1::MemRead 2558 23.20% 89.54% # Type of FU issued -system.cpu.iq.FU_type_1::MemWrite 1153 10.46% 100.00% # Type of FU issued +system.cpu.iq.FU_type_1::IntAlu 7011 66.70% 66.71% # Type of FU issued +system.cpu.iq.FU_type_1::IntMult 1 0.01% 66.72% # Type of FU issued +system.cpu.iq.FU_type_1::IntDiv 0 0.00% 66.72% # Type of FU issued +system.cpu.iq.FU_type_1::FloatAdd 2 0.02% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::FloatCmp 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::FloatCvt 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::FloatMult 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::FloatDiv 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::FloatSqrt 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAdd 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAddAcc 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAlu 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdCmp 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdCvt 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMisc 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMult 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMultAcc 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdShift 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdShiftAcc 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdSqrt 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatAdd 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatAlu 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatCmp 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatCvt 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatDiv 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMisc 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMult 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMultAcc 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatSqrt 0 0.00% 66.74% # Type of FU issued +system.cpu.iq.FU_type_1::MemRead 2403 22.86% 89.60% # Type of FU issued +system.cpu.iq.FU_type_1::MemWrite 1093 10.40% 100.00% # Type of FU issued system.cpu.iq.FU_type_1::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_1::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_1::total 11027 # Type of FU issued +system.cpu.iq.FU_type_1::total 10512 # Type of FU issued system.cpu.iq.FU_type::No_OpClass 4 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type::IntAlu 14821 66.47% 66.49% # Type of FU issued -system.cpu.iq.FU_type::IntMult 2 0.01% 66.49% # Type of FU issued -system.cpu.iq.FU_type::IntDiv 0 0.00% 66.49% # Type of FU issued -system.cpu.iq.FU_type::FloatAdd 4 0.02% 66.51% # Type of FU issued -system.cpu.iq.FU_type::FloatCmp 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::FloatCvt 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::FloatMult 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::FloatDiv 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::FloatSqrt 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdAdd 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdAddAcc 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdAlu 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdCmp 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdCvt 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdMisc 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdMult 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdMultAcc 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdShift 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdShiftAcc 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdSqrt 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdFloatAdd 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdFloatAlu 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdFloatCmp 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdFloatCvt 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdFloatDiv 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdFloatMisc 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdFloatMult 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdFloatMultAcc 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::SimdFloatSqrt 0 0.00% 66.51% # Type of FU issued -system.cpu.iq.FU_type::MemRead 5154 23.11% 89.63% # Type of FU issued -system.cpu.iq.FU_type::MemWrite 2313 10.37% 100.00% # Type of FU issued +system.cpu.iq.FU_type::IntAlu 13984 66.31% 66.33% # Type of FU issued +system.cpu.iq.FU_type::IntMult 2 0.01% 66.34% # Type of FU issued +system.cpu.iq.FU_type::IntDiv 0 0.00% 66.34% # Type of FU issued +system.cpu.iq.FU_type::FloatAdd 4 0.02% 66.36% # Type of FU issued +system.cpu.iq.FU_type::FloatCmp 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::FloatCvt 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::FloatMult 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::FloatDiv 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::FloatSqrt 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdAdd 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdAddAcc 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdAlu 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdCmp 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdCvt 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdMisc 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdMult 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdMultAcc 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdShift 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdShiftAcc 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdSqrt 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdFloatAdd 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdFloatAlu 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdFloatCmp 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdFloatCvt 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdFloatDiv 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdFloatMisc 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdFloatMult 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdFloatMultAcc 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::SimdFloatSqrt 0 0.00% 66.36% # Type of FU issued +system.cpu.iq.FU_type::MemRead 4895 23.21% 89.57% # Type of FU issued +system.cpu.iq.FU_type::MemWrite 2199 10.43% 100.00% # Type of FU issued system.cpu.iq.FU_type::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type::total 22298 # Type of FU issued -system.cpu.iq.rate 0.548280 # Inst issue rate -system.cpu.iq.fu_busy_cnt::0 100 # FU busy when requested -system.cpu.iq.fu_busy_cnt::1 94 # FU busy when requested +system.cpu.iq.FU_type::total 21088 # Type of FU issued +system.cpu.iq.rate 0.530983 # Inst issue rate +system.cpu.iq.fu_busy_cnt::0 94 # FU busy when requested +system.cpu.iq.fu_busy_cnt::1 100 # FU busy when requested system.cpu.iq.fu_busy_cnt::total 194 # FU busy when requested -system.cpu.iq.fu_busy_rate::0 0.004485 # FU busy rate (busy events/executed inst) -system.cpu.iq.fu_busy_rate::1 0.004216 # FU busy rate (busy events/executed inst) -system.cpu.iq.fu_busy_rate::total 0.008700 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 72061 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 40564 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 19339 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fu_busy_rate::0 0.004458 # FU busy rate (busy events/executed inst) +system.cpu.iq.fu_busy_rate::1 0.004742 # FU busy rate (busy events/executed inst) +system.cpu.iq.fu_busy_rate::total 0.009200 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 68733 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 37173 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 18381 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 42 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 20 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 20 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 22466 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 21256 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 22 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 68 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1837 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 15 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 580 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 1724 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 13 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 498 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 295 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread1.forwLoads 77 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.cacheBlocked 355 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread1.forwLoads 57 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread1.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread1.squashedLoads 1789 # Number of loads squashed -system.cpu.iew.lsq.thread1.ignoredResponses 10 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread1.memOrderViolation 17 # Number of memory ordering violations -system.cpu.iew.lsq.thread1.squashedStores 515 # Number of stores squashed +system.cpu.iew.lsq.thread1.squashedLoads 1592 # Number of loads squashed +system.cpu.iew.lsq.thread1.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread1.memOrderViolation 15 # Number of memory ordering violations +system.cpu.iew.lsq.thread1.squashedStores 432 # Number of stores squashed system.cpu.iew.lsq.thread1.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread1.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread1.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread1.cacheBlocked 256 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread1.cacheBlocked 238 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 2929 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 685 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 35 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 27441 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 749 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 5992 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 2825 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 71 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 21 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 32 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 275 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 1233 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1508 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 20701 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts::0 2373 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts::1 2359 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts::total 4732 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1597 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 2623 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 887 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 49 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 25678 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 656 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 5682 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 2660 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 70 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 31 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 2 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 28 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 235 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 1060 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1295 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 19629 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts::0 2279 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts::1 2190 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts::total 4469 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1459 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp::0 0 # number of swp insts executed system.cpu.iew.exec_swp::1 0 # number of swp insts executed system.cpu.iew.exec_swp::total 0 # number of swp insts executed -system.cpu.iew.exec_nop::0 114 # number of nop insts executed -system.cpu.iew.exec_nop::1 72 # number of nop insts executed -system.cpu.iew.exec_nop::total 186 # number of nop insts executed -system.cpu.iew.exec_refs::0 3487 # number of memory reference insts executed -system.cpu.iew.exec_refs::1 3445 # number of memory reference insts executed -system.cpu.iew.exec_refs::total 6932 # number of memory reference insts executed -system.cpu.iew.exec_branches::0 1642 # Number of branches executed -system.cpu.iew.exec_branches::1 1642 # Number of branches executed -system.cpu.iew.exec_branches::total 3284 # Number of branches executed -system.cpu.iew.exec_stores::0 1114 # Number of stores executed -system.cpu.iew.exec_stores::1 1086 # Number of stores executed -system.cpu.iew.exec_stores::total 2200 # Number of stores executed -system.cpu.iew.exec_rate 0.509012 # Inst execution rate -system.cpu.iew.wb_sent::0 9936 # cumulative count of insts sent to commit -system.cpu.iew.wb_sent::1 9721 # cumulative count of insts sent to commit -system.cpu.iew.wb_sent::total 19657 # cumulative count of insts sent to commit -system.cpu.iew.wb_count::0 9778 # cumulative count of insts written-back -system.cpu.iew.wb_count::1 9581 # cumulative count of insts written-back -system.cpu.iew.wb_count::total 19359 # cumulative count of insts written-back -system.cpu.iew.wb_producers::0 5047 # num instructions producing a value -system.cpu.iew.wb_producers::1 4925 # num instructions producing a value -system.cpu.iew.wb_producers::total 9972 # num instructions producing a value -system.cpu.iew.wb_consumers::0 6570 # num instructions consuming a value -system.cpu.iew.wb_consumers::1 6411 # num instructions consuming a value -system.cpu.iew.wb_consumers::total 12981 # num instructions consuming a value +system.cpu.iew.exec_nop::0 110 # number of nop insts executed +system.cpu.iew.exec_nop::1 69 # number of nop insts executed +system.cpu.iew.exec_nop::total 179 # number of nop insts executed +system.cpu.iew.exec_refs::0 3341 # number of memory reference insts executed +system.cpu.iew.exec_refs::1 3226 # number of memory reference insts executed +system.cpu.iew.exec_refs::total 6567 # number of memory reference insts executed +system.cpu.iew.exec_branches::0 1545 # Number of branches executed +system.cpu.iew.exec_branches::1 1563 # Number of branches executed +system.cpu.iew.exec_branches::total 3108 # Number of branches executed +system.cpu.iew.exec_stores::0 1062 # Number of stores executed +system.cpu.iew.exec_stores::1 1036 # Number of stores executed +system.cpu.iew.exec_stores::total 2098 # Number of stores executed +system.cpu.iew.exec_rate 0.494247 # Inst execution rate +system.cpu.iew.wb_sent::0 9363 # cumulative count of insts sent to commit +system.cpu.iew.wb_sent::1 9308 # cumulative count of insts sent to commit +system.cpu.iew.wb_sent::total 18671 # cumulative count of insts sent to commit +system.cpu.iew.wb_count::0 9223 # cumulative count of insts written-back +system.cpu.iew.wb_count::1 9178 # cumulative count of insts written-back +system.cpu.iew.wb_count::total 18401 # cumulative count of insts written-back +system.cpu.iew.wb_producers::0 4724 # num instructions producing a value +system.cpu.iew.wb_producers::1 4736 # num instructions producing a value +system.cpu.iew.wb_producers::total 9460 # num instructions producing a value +system.cpu.iew.wb_consumers::0 6156 # num instructions consuming a value +system.cpu.iew.wb_consumers::1 6184 # num instructions consuming a value +system.cpu.iew.wb_consumers::total 12340 # num instructions consuming a value system.cpu.iew.wb_penalized::0 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.wb_penalized::1 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.wb_penalized::total 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate::0 0.240429 # insts written-back per cycle -system.cpu.iew.wb_rate::1 0.235585 # insts written-back per cycle -system.cpu.iew.wb_rate::total 0.476014 # insts written-back per cycle -system.cpu.iew.wb_fanout::0 0.768189 # average fanout of values written-back -system.cpu.iew.wb_fanout::1 0.768211 # average fanout of values written-back -system.cpu.iew.wb_fanout::total 0.768200 # average fanout of values written-back +system.cpu.iew.wb_rate::0 0.232230 # insts written-back per cycle +system.cpu.iew.wb_rate::1 0.231097 # insts written-back per cycle +system.cpu.iew.wb_rate::total 0.463326 # insts written-back per cycle +system.cpu.iew.wb_fanout::0 0.767381 # average fanout of values written-back +system.cpu.iew.wb_fanout::1 0.765847 # average fanout of values written-back +system.cpu.iew.wb_fanout::total 0.766613 # average fanout of values written-back system.cpu.iew.wb_penalized_rate::0 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.wb_penalized_rate::1 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.wb_penalized_rate::total 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 14694 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 12926 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 34 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1316 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 27077 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.471950 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.251708 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1134 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 26218 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.487413 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.275738 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 21479 79.33% 79.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 2818 10.41% 89.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 1191 4.40% 94.13% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 503 1.86% 95.99% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 353 1.30% 97.29% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 251 0.93% 98.22% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 184 0.68% 98.90% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 85 0.31% 99.21% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 213 0.79% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 20568 78.45% 78.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 2989 11.40% 89.85% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 1062 4.05% 93.90% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 514 1.96% 95.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 342 1.30% 97.17% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 238 0.91% 98.07% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 201 0.77% 98.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 72 0.27% 99.12% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 232 0.88% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 27077 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 26218 # Number of insts commited each cycle system.cpu.commit.committedInsts::0 6389 # Number of instructions committed system.cpu.commit.committedInsts::1 6390 # Number of instructions committed system.cpu.commit.committedInsts::total 12779 # Number of instructions committed @@ -601,83 +601,83 @@ system.cpu.commit.int_insts::total 12614 # Nu system.cpu.commit.function_calls::0 127 # Number of function calls committed. system.cpu.commit.function_calls::1 127 # Number of function calls committed. system.cpu.commit.function_calls::total 254 # Number of function calls committed. -system.cpu.commit.bw_lim_events 213 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 232 # number cycles where commit BW limit reached system.cpu.commit.bw_limited::0 0 # number of insts not committed due to BW limits system.cpu.commit.bw_limited::1 0 # number of insts not committed due to BW limits system.cpu.commit.bw_limited::total 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 129384 # The number of ROB reads -system.cpu.rob.rob_writes 57896 # The number of ROB writes -system.cpu.timesIdled 318 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 13501 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 123093 # The number of ROB reads +system.cpu.rob.rob_writes 54044 # The number of ROB writes +system.cpu.timesIdled 327 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 13420 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts::0 6372 # Number of Instructions Simulated system.cpu.committedInsts::1 6373 # Number of Instructions Simulated system.cpu.committedOps::0 6372 # Number of Ops (including micro ops) Simulated system.cpu.committedOps::1 6373 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 12745 # Number of Instructions Simulated -system.cpu.cpi::0 6.382454 # CPI: Cycles Per Instruction -system.cpu.cpi::1 6.381453 # CPI: Cycles Per Instruction -system.cpu.cpi_total 3.190977 # CPI: Total CPI of All Threads -system.cpu.ipc::0 0.156680 # IPC: Instructions Per Cycle -system.cpu.ipc::1 0.156704 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.313384 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 26029 # number of integer regfile reads -system.cpu.int_regfile_writes 14619 # number of integer regfile writes +system.cpu.cpi::0 6.232737 # CPI: Cycles Per Instruction +system.cpu.cpi::1 6.231759 # CPI: Cycles Per Instruction +system.cpu.cpi_total 3.116124 # CPI: Total CPI of All Threads +system.cpu.ipc::0 0.160443 # IPC: Instructions Per Cycle +system.cpu.ipc::1 0.160468 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.320911 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 24691 # number of integer regfile reads +system.cpu.int_regfile_writes 13868 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads system.cpu.fp_regfile_writes 4 # number of floating regfile writes system.cpu.misc_regfile_reads 2 # number of misc regfile reads system.cpu.misc_regfile_writes 2 # number of misc regfile writes -system.cpu.icache.replacements::0 6 # number of replacements +system.cpu.icache.replacements::0 7 # number of replacements system.cpu.icache.replacements::1 0 # number of replacements -system.cpu.icache.replacements::total 6 # number of replacements -system.cpu.icache.tagsinuse 309.378150 # Cycle average of tags in use -system.cpu.icache.total_refs 4652 # Total number of references to valid blocks. +system.cpu.icache.replacements::total 7 # number of replacements +system.cpu.icache.tagsinuse 306.891389 # Cycle average of tags in use +system.cpu.icache.total_refs 4214 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 625 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 7.443200 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 6.742400 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 309.378150 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.151064 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.151064 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 4652 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 4652 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 4652 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 4652 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 4652 # number of overall hits -system.cpu.icache.overall_hits::total 4652 # number of overall hits +system.cpu.icache.occ_blocks::cpu.inst 306.891389 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.149849 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.149849 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 4214 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 4214 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 4214 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 4214 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 4214 # number of overall hits +system.cpu.icache.overall_hits::total 4214 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 1030 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 1030 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 1030 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 1030 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 1030 # number of overall misses system.cpu.icache.overall_misses::total 1030 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 56036996 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 56036996 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 56036996 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 56036996 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 56036996 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 56036996 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5682 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5682 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5682 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5682 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5682 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5682 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.181274 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.181274 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.181274 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.181274 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.181274 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.181274 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54404.850485 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 54404.850485 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 54404.850485 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 54404.850485 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 54404.850485 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 54404.850485 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 2136 # number of cycles access was blocked +system.cpu.icache.ReadReq_miss_latency::cpu.inst 56718997 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 56718997 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 56718997 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 56718997 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 56718997 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 56718997 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 5244 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 5244 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 5244 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 5244 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 5244 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 5244 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.196415 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.196415 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.196415 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.196415 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.196415 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.196415 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55066.987379 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 55066.987379 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 55066.987379 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 55066.987379 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 55066.987379 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 55066.987379 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 2360 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 56 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 38.142857 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 42.142857 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed @@ -693,207 +693,207 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 625 system.cpu.icache.demand_mshr_misses::total 625 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 625 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 625 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 37870497 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 37870497 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 37870497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 37870497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 37870497 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 37870497 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.109996 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.109996 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.109996 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.109996 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.109996 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.109996 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60592.795200 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60592.795200 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60592.795200 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 60592.795200 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60592.795200 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 60592.795200 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 38021997 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 38021997 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 38021997 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 38021997 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 38021997 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 38021997 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.119184 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.119184 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.119184 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.119184 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.119184 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.119184 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60835.195200 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60835.195200 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60835.195200 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 60835.195200 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60835.195200 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 60835.195200 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements::0 0 # number of replacements system.cpu.dcache.replacements::1 0 # number of replacements system.cpu.dcache.replacements::total 0 # number of replacements -system.cpu.dcache.tagsinuse 213.566251 # Cycle average of tags in use -system.cpu.dcache.total_refs 4636 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 356 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 13.022472 # Average number of references to valid blocks. +system.cpu.dcache.tagsinuse 210.613846 # Cycle average of tags in use +system.cpu.dcache.total_refs 4387 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 349 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 12.570201 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 213.566251 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.052140 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.052140 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 3620 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 3620 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 1016 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 1016 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 4636 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 4636 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 4636 # number of overall hits -system.cpu.dcache.overall_hits::total 4636 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 336 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 336 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 714 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 714 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 1050 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1050 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1050 # number of overall misses -system.cpu.dcache.overall_misses::total 1050 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 20070500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 20070500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 32974457 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 32974457 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 53044957 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 53044957 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 53044957 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 53044957 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 3956 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 3956 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.occ_blocks::cpu.data 210.613846 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.051419 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.051419 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 3369 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 3369 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 1018 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 1018 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 4387 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 4387 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 4387 # number of overall hits +system.cpu.dcache.overall_hits::total 4387 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 323 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 323 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 712 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 712 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 1035 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1035 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1035 # number of overall misses +system.cpu.dcache.overall_misses::total 1035 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 19559500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 19559500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 33573958 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 33573958 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 53133458 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 53133458 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 53133458 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 53133458 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 3692 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 3692 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1730 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 1730 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 5686 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 5686 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 5686 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 5686 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.084934 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.084934 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.412717 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.412717 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.184664 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.184664 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.184664 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.184664 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59733.630952 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 59733.630952 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46182.712885 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 46182.712885 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 50519.006667 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 50519.006667 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 50519.006667 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 50519.006667 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 2851 # number of cycles access was blocked +system.cpu.dcache.demand_accesses::cpu.data 5422 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 5422 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 5422 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 5422 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.087486 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.087486 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.411561 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.411561 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.190889 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.190889 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.190889 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.190889 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60555.727554 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 60555.727554 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47154.435393 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 47154.435393 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 51336.674396 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 51336.674396 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 51336.674396 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 51336.674396 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 3056 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 107 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 103 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 26.644860 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 29.669903 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 126 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 126 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 568 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 568 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 694 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 694 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 694 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 694 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 210 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 210 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 119 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 119 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 566 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 566 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 685 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 685 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 685 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 685 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 204 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 204 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 146 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 146 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 356 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 356 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 356 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 356 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 14343000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 14343000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8833995 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8833995 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 23176995 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 23176995 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 23176995 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 23176995 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053084 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053084 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 350 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 350 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 14127500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 14127500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8703496 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8703496 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 22830996 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 22830996 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22830996 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 22830996 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.055255 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.055255 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.062610 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.062610 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.062610 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.062610 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68300 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68300 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60506.815068 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60506.815068 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65103.918539 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 65103.918539 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65103.918539 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 65103.918539 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.064552 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.064552 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.064552 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.064552 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69252.450980 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69252.450980 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59612.986301 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59612.986301 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65231.417143 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 65231.417143 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65231.417143 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 65231.417143 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements::0 0 # number of replacements system.cpu.l2cache.replacements::1 0 # number of replacements system.cpu.l2cache.replacements::total 0 # number of replacements -system.cpu.l2cache.tagsinuse 429.985619 # Cycle average of tags in use -system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 833 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.002401 # Average number of references to valid blocks. +system.cpu.l2cache.tagsinuse 425.528507 # Cycle average of tags in use +system.cpu.l2cache.total_refs 3 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 826 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.003632 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 309.894864 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 120.090755 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.009457 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.003665 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.013122 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits -system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits -system.cpu.l2cache.overall_hits::total 2 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 623 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 210 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 833 # number of ReadReq misses +system.cpu.l2cache.occ_blocks::cpu.inst 307.423460 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 118.105047 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.009382 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.003604 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.012986 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits +system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits +system.cpu.l2cache.overall_hits::total 3 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 622 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 204 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 826 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 146 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 146 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 623 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 356 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 979 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 623 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 356 # number of overall misses -system.cpu.l2cache.overall_misses::total 979 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 37222000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 14122000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 51344000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8685000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 8685000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 37222000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 22807000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 60029000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 37222000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 22807000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 60029000 # number of overall miss cycles +system.cpu.l2cache.demand_misses::cpu.inst 622 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 350 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 972 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 622 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 350 # number of overall misses +system.cpu.l2cache.overall_misses::total 972 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 37362500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 13955000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 51317500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8555000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 8555000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 37362500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 22510000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 59872500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 37362500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 22510000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 59872500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 625 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 210 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 835 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 204 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 829 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 146 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 146 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 625 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 356 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 981 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 350 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 975 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 625 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 356 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 981 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996800 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::cpu.data 350 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 975 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.995200 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.997605 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.996381 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996800 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.995200 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.997961 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996800 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.996923 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.995200 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.997961 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 59746.388443 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 67247.619048 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 61637.454982 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59486.301370 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59486.301370 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59746.388443 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 64064.606742 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 61316.649642 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59746.388443 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 64064.606742 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 61316.649642 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.996923 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 60068.327974 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 68406.862745 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 62127.723971 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 58595.890411 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 58595.890411 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60068.327974 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 64314.285714 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 61597.222222 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60068.327974 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 64314.285714 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 61597.222222 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -902,50 +902,50 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 623 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 210 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 833 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 622 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 204 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 826 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 146 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 146 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 623 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 356 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 979 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 623 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 356 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 979 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 29496155 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 11535670 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 41031825 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6881648 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6881648 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 29496155 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 18417318 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 47913473 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 29496155 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 18417318 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 47913473 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996800 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 622 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 972 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 622 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 972 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 29639174 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 11445162 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 41084336 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6748648 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6748648 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 29639174 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 18193810 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 47832984 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 29639174 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 18193810 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 47832984 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.995200 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997605 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.996381 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996800 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.995200 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.997961 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996800 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.996923 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.995200 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.997961 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 47345.353130 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 54931.761905 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 49257.893157 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 47134.575342 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 47134.575342 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 47345.353130 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 51734.039326 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 48941.239019 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 47345.353130 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 51734.039326 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 48941.239019 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.996923 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 47651.405145 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 56103.735294 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 49738.905569 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 46223.616438 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 46223.616438 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 47651.405145 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 51982.314286 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49210.888889 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 47651.405145 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 51982.314286 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49210.888889 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/config.ini b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/config.ini index ddb8a4949..b0053eeff 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/config.ini +++ b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -92,22 +92,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -123,22 +123,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -155,24 +155,24 @@ size=64 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=10000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=10000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -182,10 +182,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -200,7 +200,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/insttest/bin/sparc/linux/insttest +executable=/projects/pd/randd/dist/test-progs/insttest/bin/sparc/linux/insttest gid=100 input=cin max_stack_size=67108864 @@ -222,15 +222,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/simout b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/simout index e5fdf01a9..3730e9192 100755 --- a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/simout +++ b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/simout @@ -1,9 +1,9 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:13:17 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:45:40 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/inorder-timing -re tests/run.py build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -18,4 +18,4 @@ LDTX: Passed LDTW: Passed STTW: Passed Done -Exiting @ tick 25614500 because target called exit() +Exiting @ tick 22838500 because target called exit() diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt index 165716ee5..87550aab2 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt +++ b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000023 # Number of seconds simulated -sim_ticks 22522500 # Number of ticks simulated -final_tick 22522500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 22838500 # Number of ticks simulated +final_tick 22838500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 65265 # Simulator instruction rate (inst/s) -host_op_rate 65259 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 96930117 # Simulator tick rate (ticks/s) -host_mem_usage 222888 # Number of bytes of host memory used -host_seconds 0.23 # Real time elapsed on the host +host_inst_rate 15645 # Simulator instruction rate (inst/s) +host_op_rate 15645 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 23565036 # Simulator tick rate (ticks/s) +host_mem_usage 221420 # Number of bytes of host memory used +host_seconds 0.97 # Real time elapsed on the host sim_insts 15162 # Number of instructions simulated sim_ops 15162 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 19072 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 19072 # Nu system.physmem.num_reads::cpu.inst 298 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 138 # Number of read requests responded to by this memory system.physmem.num_reads::total 436 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 846797647 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 392141192 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1238938839 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 846797647 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 846797647 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 846797647 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 392141192 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1238938839 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 835081113 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 386715415 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1221796528 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 835081113 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 835081113 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 835081113 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 386715415 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1221796528 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 436 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 436 # Reqs generatd by CPU via cache - shady @@ -70,7 +70,7 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 22489000 # Total gap between requests +system.physmem.totGap 22805000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -164,64 +164,64 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 1783436 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 10779436 # Sum of mem lat for all requests +system.physmem.totQLat 2327934 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 11337934 # Sum of mem lat for all requests system.physmem.totBusLat 1744000 # Total cycles spent in databus access -system.physmem.totBankLat 7252000 # Total cycles spent in bank access -system.physmem.avgQLat 4090.45 # Average queueing delay per request -system.physmem.avgBankLat 16633.03 # Average bank access latency per request +system.physmem.totBankLat 7266000 # Total cycles spent in bank access +system.physmem.avgQLat 5339.30 # Average queueing delay per request +system.physmem.avgBankLat 16665.14 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 24723.48 # Average memory access latency -system.physmem.avgRdBW 1238.94 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 26004.44 # Average memory access latency +system.physmem.avgRdBW 1221.80 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1238.94 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1221.80 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 7.74 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.48 # Average read queue length over time +system.physmem.busUtil 7.64 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.50 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time system.physmem.readRowHits 359 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 82.34 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 51580.28 # Average gap between requests +system.physmem.avgGap 52305.05 # Average gap between requests system.cpu.workload.num_syscalls 18 # Number of system calls -system.cpu.numCycles 45046 # number of cpu cycles simulated +system.cpu.numCycles 45678 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.branch_predictor.lookups 5017 # Number of BP lookups -system.cpu.branch_predictor.condPredicted 3408 # Number of conditional branches predicted -system.cpu.branch_predictor.condIncorrect 2378 # Number of conditional branches incorrect -system.cpu.branch_predictor.BTBLookups 3514 # Number of BTB lookups -system.cpu.branch_predictor.BTBHits 2140 # Number of BTB hits -system.cpu.branch_predictor.usedRAS 176 # Number of times the RAS was used to get a target. +system.cpu.branch_predictor.lookups 5149 # Number of BP lookups +system.cpu.branch_predictor.condPredicted 3529 # Number of conditional branches predicted +system.cpu.branch_predictor.condIncorrect 2365 # Number of conditional branches incorrect +system.cpu.branch_predictor.BTBLookups 4104 # Number of BTB lookups +system.cpu.branch_predictor.BTBHits 2723 # Number of BTB hits +system.cpu.branch_predictor.usedRAS 173 # Number of times the RAS was used to get a target. system.cpu.branch_predictor.RASInCorrect 5 # Number of incorrect RAS predictions. -system.cpu.branch_predictor.BTBHitPct 60.899260 # BTB Hit Percentage -system.cpu.branch_predictor.predictedTaken 2316 # Number of Branches Predicted As Taken (True). -system.cpu.branch_predictor.predictedNotTaken 2701 # Number of Branches Predicted As Not Taken (False). -system.cpu.regfile_manager.intRegFileReads 14466 # Number of Reads from Int. Register File +system.cpu.branch_predictor.BTBHitPct 66.349903 # BTB Hit Percentage +system.cpu.branch_predictor.predictedTaken 2896 # Number of Branches Predicted As Taken (True). +system.cpu.branch_predictor.predictedNotTaken 2253 # Number of Branches Predicted As Not Taken (False). +system.cpu.regfile_manager.intRegFileReads 14397 # Number of Reads from Int. Register File system.cpu.regfile_manager.intRegFileWrites 11099 # Number of Writes to Int. Register File -system.cpu.regfile_manager.intRegFileAccesses 25565 # Total Accesses (Read+Write) to the Int. Register File +system.cpu.regfile_manager.intRegFileAccesses 25496 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 0 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 0 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 0 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 4899 # Number of Registers Read Through Forwarding Logic -system.cpu.agen_unit.agens 3932 # Number of Address Generations -system.cpu.execution_unit.predictedTakenIncorrect 1367 # Number of Branches Incorrectly Predicted As Taken. -system.cpu.execution_unit.predictedNotTakenIncorrect 948 # Number of Branches Incorrectly Predicted As Not Taken). -system.cpu.execution_unit.mispredicted 2315 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.predicted 1043 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.mispredictPct 68.939845 # Percentage of Incorrect Branches Predicts -system.cpu.execution_unit.executions 11058 # Number of Instructions Executed. +system.cpu.regfile_manager.regForwards 5052 # Number of Registers Read Through Forwarding Logic +system.cpu.agen_unit.agens 3844 # Number of Address Generations +system.cpu.execution_unit.predictedTakenIncorrect 1540 # Number of Branches Incorrectly Predicted As Taken. +system.cpu.execution_unit.predictedNotTakenIncorrect 762 # Number of Branches Incorrectly Predicted As Not Taken). +system.cpu.execution_unit.mispredicted 2302 # Number of Branches Incorrectly Predicted +system.cpu.execution_unit.predicted 1056 # Number of Branches Incorrectly Predicted +system.cpu.execution_unit.mispredictPct 68.552710 # Percentage of Incorrect Branches Predicts +system.cpu.execution_unit.executions 11045 # Number of Instructions Executed. system.cpu.mult_div_unit.multiplies 0 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 21840 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 21901 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode -system.cpu.timesIdled 501 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 27681 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 17365 # Number of cycles cpu stages are processed. -system.cpu.activity 38.549483 # Percentage of cycles cpu is active +system.cpu.timesIdled 502 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 28111 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 17567 # Number of cycles cpu stages are processed. +system.cpu.activity 38.458339 # Percentage of cycles cpu is active system.cpu.comLoads 2225 # Number of Load instructions committed system.cpu.comStores 1448 # Number of Store instructions committed system.cpu.comBranches 3358 # Number of Branches instructions committed @@ -233,72 +233,72 @@ system.cpu.committedInsts 15162 # Nu system.cpu.committedOps 15162 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) system.cpu.committedInsts_total 15162 # Number of Instructions committed (Total) -system.cpu.cpi 2.970980 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi 3.012663 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 2.970980 # CPI: Total CPI of All Threads -system.cpu.ipc 0.336589 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 3.012663 # CPI: Total CPI of All Threads +system.cpu.ipc 0.331932 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.336589 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 31894 # Number of cycles 0 instructions are processed. -system.cpu.stage0.runCycles 13152 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 29.196821 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 35835 # Number of cycles 0 instructions are processed. -system.cpu.stage1.runCycles 9211 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 20.447987 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 36237 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 8809 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 19.555565 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 42168 # Number of cycles 0 instructions are processed. +system.cpu.ipc_total 0.331932 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 32253 # Number of cycles 0 instructions are processed. +system.cpu.stage0.runCycles 13425 # Number of cycles 1+ instructions are processed. +system.cpu.stage0.utilization 29.390516 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 36325 # Number of cycles 0 instructions are processed. +system.cpu.stage1.runCycles 9353 # Number of cycles 1+ instructions are processed. +system.cpu.stage1.utilization 20.475940 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 36875 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 8803 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 19.271860 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 42800 # Number of cycles 0 instructions are processed. system.cpu.stage3.runCycles 2878 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 6.389025 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 35732 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 9314 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 20.676642 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.utilization 6.300626 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 36370 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 9308 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 20.377425 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 171.605866 # Cycle average of tags in use -system.cpu.icache.total_refs 2584 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 172.580385 # Cycle average of tags in use +system.cpu.icache.total_refs 2999 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 299 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 8.642140 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 10.030100 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 171.605866 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.083792 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.083792 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 2584 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 2584 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 2584 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 2584 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 2584 # number of overall hits -system.cpu.icache.overall_hits::total 2584 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 372 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 372 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 372 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 372 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 372 # number of overall misses -system.cpu.icache.overall_misses::total 372 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 18064500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 18064500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 18064500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 18064500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 18064500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 18064500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2956 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2956 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2956 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2956 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2956 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2956 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.125846 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.125846 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.125846 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.125846 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.125846 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.125846 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48560.483871 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 48560.483871 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 48560.483871 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 48560.483871 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 48560.483871 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 48560.483871 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 172.580385 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.084268 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.084268 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 2999 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 2999 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 2999 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 2999 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 2999 # number of overall hits +system.cpu.icache.overall_hits::total 2999 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 381 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 381 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 381 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 381 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 381 # number of overall misses +system.cpu.icache.overall_misses::total 381 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 18870500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 18870500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 18870500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 18870500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 18870500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 18870500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 3380 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 3380 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 3380 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 3380 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 3380 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 3380 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.112722 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.112722 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.112722 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.112722 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.112722 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.112722 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49528.871391 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 49528.871391 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 49528.871391 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 49528.871391 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 49528.871391 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 49528.871391 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -307,46 +307,46 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 71 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 71 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 71 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 71 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 71 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 71 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 80 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 80 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 80 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 80 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 80 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 80 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 301 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 301 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 301 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 301 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 301 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 301 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14600500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 14600500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14600500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 14600500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14600500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 14600500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.101827 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.101827 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.101827 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.101827 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.101827 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.101827 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48506.644518 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48506.644518 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48506.644518 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 48506.644518 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48506.644518 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 48506.644518 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 15159500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 15159500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 15159500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 15159500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 15159500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 15159500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.089053 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.089053 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.089053 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.089053 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.089053 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.089053 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50363.787375 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50363.787375 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50363.787375 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 50363.787375 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50363.787375 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 50363.787375 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 99.150895 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 99.521292 # Cycle average of tags in use system.cpu.dcache.total_refs 3193 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 138 # Sample count of references to valid blocks. system.cpu.dcache.avg_refs 23.137681 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 99.150895 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.024207 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.024207 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::cpu.data 99.521292 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.024297 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.024297 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 2167 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 2167 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 1020 # number of WriteReq hits @@ -365,14 +365,14 @@ system.cpu.dcache.demand_misses::cpu.data 480 # n system.cpu.dcache.demand_misses::total 480 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 480 # number of overall misses system.cpu.dcache.overall_misses::total 480 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 3300500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 3300500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 19262500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 19262500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 22563000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 22563000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 22563000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 22563000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 3301000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 3301000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 19263500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 19263500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 22564500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 22564500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 22564500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 22564500 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 2225 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 2225 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1442 # number of WriteReq accesses(hits+misses) @@ -391,14 +391,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.130897 system.cpu.dcache.demand_miss_rate::total 0.130897 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.130897 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.130897 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56905.172414 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 56905.172414 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45645.734597 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 45645.734597 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 47006.250000 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 47006.250000 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 47006.250000 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 47006.250000 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56913.793103 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 56913.793103 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45648.104265 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 45648.104265 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 47009.375000 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 47009.375000 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 47009.375000 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 47009.375000 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 680 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 34 # number of cycles access was blocked @@ -423,14 +423,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 138 system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2900000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 2900000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4513000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4513000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7413000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7413000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7413000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7413000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2900500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 2900500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4514000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4514000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7414500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7414500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7414500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7414500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.023820 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.023820 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.058946 # mshr miss rate for WriteReq accesses @@ -439,26 +439,26 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.037633 system.cpu.dcache.demand_mshr_miss_rate::total 0.037633 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.037633 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.037633 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54716.981132 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54716.981132 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53094.117647 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53094.117647 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53717.391304 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 53717.391304 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53717.391304 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 53717.391304 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54726.415094 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54726.415094 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53105.882353 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53105.882353 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53728.260870 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 53728.260870 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53728.260870 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 53728.260870 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 202.986818 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 204.089765 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 351 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.005698 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 170.969481 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 32.017336 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.005218 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.000977 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006195 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 171.939057 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 32.150708 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.005247 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.000981 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006228 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits @@ -476,17 +476,17 @@ system.cpu.l2cache.demand_misses::total 437 # nu system.cpu.l2cache.overall_misses::cpu.inst 299 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 138 # number of overall misses system.cpu.l2cache.overall_misses::total 437 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14317500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2845500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 17163000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4425000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4425000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 14317500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7270500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 21588000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 14317500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7270500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 21588000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14876500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2846000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 17722500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4426000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4426000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 14876500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7272000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 22148500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 14876500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7272000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 22148500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 301 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 53 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 354 # number of ReadReq accesses(hits+misses) @@ -509,17 +509,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.995444 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993355 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.995444 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47884.615385 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 53688.679245 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 48758.522727 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52058.823529 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52058.823529 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47884.615385 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52684.782609 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 49400.457666 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47884.615385 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52684.782609 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 49400.457666 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 49754.180602 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 53698.113208 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 50348.011364 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52070.588235 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52070.588235 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 49754.180602 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52695.652174 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 50683.066362 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 49754.180602 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52695.652174 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 50683.066362 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -539,17 +539,17 @@ system.cpu.l2cache.demand_mshr_misses::total 437 system.cpu.l2cache.overall_mshr_misses::cpu.inst 299 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 437 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10547482 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11107481 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2181568 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 12729050 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13289049 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3382064 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3382064 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10547482 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11107481 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5563632 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 16111114 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10547482 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16671113 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11107481 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5563632 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 16111114 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16671113 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993355 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.994350 # mshr miss rate for ReadReq accesses @@ -561,17 +561,17 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.995444 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993355 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.995444 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35275.859532 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37148.765886 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 41161.660377 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36162.073864 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37752.980114 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 39788.988235 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 39788.988235 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35275.859532 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37148.765886 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40316.173913 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 36867.537757 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35275.859532 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38149 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37148.765886 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40316.173913 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 36867.537757 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38149 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini index d68715156..9a57b4e8b 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini +++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -129,18 +129,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -423,18 +423,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -455,24 +455,24 @@ size=64 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -482,10 +482,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -500,7 +500,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/insttest/bin/sparc/linux/insttest +executable=/projects/pd/randd/dist/test-progs/insttest/bin/sparc/linux/insttest gid=100 input=cin max_stack_size=67108864 @@ -522,15 +522,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout index d7d566072..9433cbefd 100755 --- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout +++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/simout @@ -1,9 +1,9 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:13:20 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:45:40 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing -re tests/run.py build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -18,4 +18,4 @@ LDTX: Passed LDTW: Passed STTW: Passed Done -Exiting @ tick 20275500 because target called exit() +Exiting @ tick 23190500 because target called exit() diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt index 39a395968..e7a1232b3 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt +++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt @@ -1,50 +1,50 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000023 # Number of seconds simulated -sim_ticks 23428500 # Number of ticks simulated -final_tick 23428500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 23190500 # Number of ticks simulated +final_tick 23190500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 53742 # Simulator instruction rate (inst/s) -host_op_rate 53738 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 87205048 # Simulator tick rate (ticks/s) -host_mem_usage 223912 # Number of bytes of host memory used -host_seconds 0.27 # Real time elapsed on the host +host_inst_rate 24201 # Simulator instruction rate (inst/s) +host_op_rate 24200 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 38875523 # Simulator tick rate (ticks/s) +host_mem_usage 222232 # Number of bytes of host memory used +host_seconds 0.60 # Real time elapsed on the host sim_insts 14436 # Number of instructions simulated sim_ops 14436 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 21504 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9344 # Number of bytes read from this memory -system.physmem.bytes_read::total 30848 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9408 # Number of bytes read from this memory +system.physmem.bytes_read::total 30912 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 21504 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 21504 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu.inst 336 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 146 # Number of read requests responded to by this memory -system.physmem.num_reads::total 482 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 917856457 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 398830484 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1316686941 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 917856457 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 917856457 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 917856457 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 398830484 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1316686941 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 482 # Total number of read requests seen +system.physmem.num_reads::cpu.data 147 # Number of read requests responded to by this memory +system.physmem.num_reads::total 483 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 927276255 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 405683362 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1332959617 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 927276255 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 927276255 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 927276255 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 405683362 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1332959617 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 483 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 482 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 30848 # Total number of bytes read from memory +system.physmem.cpureqs 483 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 30912 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 30848 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 30912 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed system.physmem.perBankRdReqs::0 70 # Track reads on a per bank basis system.physmem.perBankRdReqs::1 36 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 24 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 6 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 26 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 4 # Track reads on a per bank basis system.physmem.perBankRdReqs::4 7 # Track reads on a per bank basis system.physmem.perBankRdReqs::5 44 # Track reads on a per bank basis system.physmem.perBankRdReqs::6 3 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 21 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 43 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 44 # Track reads on a per bank basis system.physmem.perBankRdReqs::9 32 # Track reads on a per bank basis system.physmem.perBankRdReqs::10 31 # Track reads on a per bank basis system.physmem.perBankRdReqs::11 0 # Track reads on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 23376000 # Total gap between requests +system.physmem.totGap 23130500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 482 # Categorize read packet sizes +system.physmem.readPktSize::6 483 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -98,10 +98,10 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 274 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 276 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 145 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 45 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 13 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 12 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -164,262 +164,262 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 2488982 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 12396982 # Sum of mem lat for all requests -system.physmem.totBusLat 1928000 # Total cycles spent in databus access -system.physmem.totBankLat 7980000 # Total cycles spent in bank access -system.physmem.avgQLat 5163.86 # Average queueing delay per request -system.physmem.avgBankLat 16556.02 # Average bank access latency per request +system.physmem.totQLat 2984483 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 12938483 # Sum of mem lat for all requests +system.physmem.totBusLat 1932000 # Total cycles spent in databus access +system.physmem.totBankLat 8022000 # Total cycles spent in bank access +system.physmem.avgQLat 6179.05 # Average queueing delay per request +system.physmem.avgBankLat 16608.70 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 25719.88 # Average memory access latency -system.physmem.avgRdBW 1316.69 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 26787.75 # Average memory access latency +system.physmem.avgRdBW 1332.96 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1316.69 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1332.96 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 8.23 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.53 # Average read queue length over time +system.physmem.busUtil 8.33 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.56 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 393 # Number of row buffer hits during reads +system.physmem.readRowHits 394 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.54 # Row buffer hit rate for reads +system.physmem.readRowHitRate 81.57 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 48497.93 # Average gap between requests +system.physmem.avgGap 47889.23 # Average gap between requests system.cpu.workload.num_syscalls 18 # Number of system calls -system.cpu.numCycles 46858 # number of cpu cycles simulated +system.cpu.numCycles 46382 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 6941 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 4630 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1121 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 5115 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 2636 # Number of BTB hits +system.cpu.BPredUnit.lookups 6758 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 4516 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1074 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 4657 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 2448 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.BPredUnit.usedRAS 442 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 168 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 12393 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 32407 # Number of instructions fetch has processed -system.cpu.fetch.Branches 6941 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 3078 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 9616 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 3187 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 8221 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 12203 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 31427 # Number of instructions fetch has processed +system.cpu.fetch.Branches 6758 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 2890 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 9180 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 3075 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 8320 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 4 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 943 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 5564 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 468 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 33142 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.977823 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.154937 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.PendingTrapStallCycles 908 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 5337 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 445 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 32520 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.966390 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.158060 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 23526 70.99% 70.99% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 4767 14.38% 85.37% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 497 1.50% 86.87% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 473 1.43% 88.30% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 713 2.15% 90.45% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 723 2.18% 92.63% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 250 0.75% 93.38% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 284 0.86% 94.24% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1909 5.76% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 23340 71.77% 71.77% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 4525 13.91% 85.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 464 1.43% 87.11% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 371 1.14% 88.25% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 671 2.06% 90.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 764 2.35% 92.67% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 234 0.72% 93.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 255 0.78% 94.17% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1896 5.83% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 33142 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.148128 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.691600 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 13096 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 9104 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 8780 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 197 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1965 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 30240 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 1965 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 13789 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 355 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 8257 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 8329 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 447 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 27456 # Number of instructions processed by rename -system.cpu.rename.IQFullEvents 2 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 134 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 24477 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 50943 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 50943 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 32520 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.145703 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.677569 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 12825 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 9195 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 8404 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 191 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1905 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 29366 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 1905 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 13469 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 359 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 8329 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 8008 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 450 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 26929 # Number of instructions processed by rename +system.cpu.rename.IQFullEvents 3 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 128 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 24166 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 49969 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 49969 # Number of integer rename lookups system.cpu.rename.CommittedMaps 13819 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 10658 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 696 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 697 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 2830 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 3653 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 2437 # Number of stores inserted to the mem dependence unit. +system.cpu.rename.UndoneMaps 10347 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 691 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 693 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 2732 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 3540 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 2330 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 23144 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 660 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 21674 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 113 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 8424 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 6018 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 185 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 33142 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.653974 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.274325 # Number of insts issued each cycle +system.cpu.iq.iqInstsAdded 22740 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 650 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 21250 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 137 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 8195 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 5897 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 175 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 32520 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.653444 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.275128 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 23639 71.33% 71.33% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 3658 11.04% 82.36% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 2441 7.37% 89.73% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 1702 5.14% 94.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 894 2.70% 97.56% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 488 1.47% 99.03% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 244 0.74% 99.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 60 0.18% 99.95% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 16 0.05% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 23284 71.60% 71.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 3476 10.69% 82.29% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 2346 7.21% 89.50% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 1731 5.32% 94.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 913 2.81% 97.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 467 1.44% 99.07% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 238 0.73% 99.80% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 46 0.14% 99.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 19 0.06% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 33142 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 32520 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 49 28.16% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.16% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 26 14.94% 43.10% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 99 56.90% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 45 29.41% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 29.41% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 27 17.65% 47.06% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 81 52.94% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 16000 73.82% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 73.82% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 3426 15.81% 89.63% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 2248 10.37% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 15763 74.18% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 74.18% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 3339 15.71% 89.89% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 2148 10.11% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 21674 # Type of FU issued -system.cpu.iq.rate 0.462546 # Inst issue rate -system.cpu.iq.fu_busy_cnt 174 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.008028 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 76777 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 32254 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 19887 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 21250 # Type of FU issued +system.cpu.iq.rate 0.458152 # Inst issue rate +system.cpu.iq.fu_busy_cnt 153 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.007200 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 75310 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 31611 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 19572 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 21848 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 21403 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 26 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 31 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1428 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 27 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 989 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 1315 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 26 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 882 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 33 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 28 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1965 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 238 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 11 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 24981 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 536 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 3653 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 2437 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 660 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewSquashCycles 1905 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 240 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 12 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 24529 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 387 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 3540 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 2330 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 650 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 3 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 27 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 295 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 957 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1252 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 20477 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 3262 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1197 # Number of squashed instructions skipped in execute +system.cpu.iew.memOrderViolationEvents 26 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 254 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 945 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1199 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 20156 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 3213 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1094 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1177 # number of nop insts executed -system.cpu.iew.exec_refs 5386 # number of memory reference insts executed -system.cpu.iew.exec_branches 4289 # Number of branches executed -system.cpu.iew.exec_stores 2124 # Number of stores executed -system.cpu.iew.exec_rate 0.437001 # Inst execution rate -system.cpu.iew.wb_sent 20145 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 19887 # cumulative count of insts written-back -system.cpu.iew.wb_producers 9217 # num instructions producing a value -system.cpu.iew.wb_consumers 11299 # num instructions consuming a value +system.cpu.iew.exec_nop 1139 # number of nop insts executed +system.cpu.iew.exec_refs 5233 # number of memory reference insts executed +system.cpu.iew.exec_branches 4247 # Number of branches executed +system.cpu.iew.exec_stores 2020 # Number of stores executed +system.cpu.iew.exec_rate 0.434565 # Inst execution rate +system.cpu.iew.wb_sent 19807 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 19572 # cumulative count of insts written-back +system.cpu.iew.wb_producers 9210 # num instructions producing a value +system.cpu.iew.wb_consumers 11373 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.424410 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.815736 # average fanout of values written-back +system.cpu.iew.wb_rate 0.421974 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.809813 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 9729 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 9292 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 475 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1121 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 31194 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.486055 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.173479 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1074 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 30632 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.494973 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.191764 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 23830 76.39% 76.39% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 4047 12.97% 89.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 1444 4.63% 94.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 788 2.53% 96.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 343 1.10% 97.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 244 0.78% 98.40% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 322 1.03% 99.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 69 0.22% 99.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 107 0.34% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 23334 76.18% 76.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 4026 13.14% 89.32% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 1377 4.50% 93.81% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 766 2.50% 96.31% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 357 1.17% 97.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 269 0.88% 98.36% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 324 1.06% 99.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 65 0.21% 99.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 114 0.37% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 31194 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 30632 # Number of insts commited each cycle system.cpu.commit.committedInsts 15162 # Number of instructions committed system.cpu.commit.committedOps 15162 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -430,68 +430,68 @@ system.cpu.commit.branches 3358 # Nu system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. system.cpu.commit.int_insts 12174 # Number of committed integer instructions. system.cpu.commit.function_calls 187 # Number of function calls committed. -system.cpu.commit.bw_lim_events 107 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 114 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 55155 # The number of ROB reads -system.cpu.rob.rob_writes 51753 # The number of ROB writes -system.cpu.timesIdled 205 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 13716 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 54149 # The number of ROB reads +system.cpu.rob.rob_writes 50819 # The number of ROB writes +system.cpu.timesIdled 206 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 13862 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 14436 # Number of Instructions Simulated system.cpu.committedOps 14436 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 14436 # Number of Instructions Simulated -system.cpu.cpi 3.245913 # CPI: Cycles Per Instruction -system.cpu.cpi_total 3.245913 # CPI: Total CPI of All Threads -system.cpu.ipc 0.308080 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.308080 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 32584 # number of integer regfile reads -system.cpu.int_regfile_writes 18115 # number of integer regfile writes -system.cpu.misc_regfile_reads 7035 # number of misc regfile reads +system.cpu.cpi 3.212940 # CPI: Cycles Per Instruction +system.cpu.cpi_total 3.212940 # CPI: Total CPI of All Threads +system.cpu.ipc 0.311241 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.311241 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 32188 # number of integer regfile reads +system.cpu.int_regfile_writes 17920 # number of integer regfile writes +system.cpu.misc_regfile_reads 6865 # number of misc regfile reads system.cpu.misc_regfile_writes 569 # number of misc regfile writes system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 194.443697 # Cycle average of tags in use -system.cpu.icache.total_refs 5086 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 191.561206 # Cycle average of tags in use +system.cpu.icache.total_refs 4845 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 338 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 15.047337 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 14.334320 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 194.443697 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.094943 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.094943 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 5086 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 5086 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 5086 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 5086 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 5086 # number of overall hits -system.cpu.icache.overall_hits::total 5086 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 478 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 478 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 478 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 478 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 478 # number of overall misses -system.cpu.icache.overall_misses::total 478 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 21903000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 21903000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 21903000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 21903000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 21903000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 21903000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5564 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5564 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5564 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5564 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5564 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5564 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.085909 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.085909 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.085909 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.085909 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.085909 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.085909 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45822.175732 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 45822.175732 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 45822.175732 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 45822.175732 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 45822.175732 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 45822.175732 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 191.561206 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.093536 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.093536 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 4845 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 4845 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 4845 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 4845 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 4845 # number of overall hits +system.cpu.icache.overall_hits::total 4845 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 492 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 492 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 492 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 492 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 492 # number of overall misses +system.cpu.icache.overall_misses::total 492 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 23061000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 23061000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 23061000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 23061000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 23061000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 23061000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 5337 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 5337 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 5337 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 5337 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 5337 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 5337 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.092187 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.092187 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.092187 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.092187 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.092187 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.092187 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46871.951220 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 46871.951220 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 46871.951220 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 46871.951220 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 46871.951220 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 46871.951220 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -500,103 +500,103 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 140 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 140 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 140 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 140 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 140 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 140 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 154 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 154 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 154 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 154 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 154 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 154 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 338 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 338 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 338 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 338 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 338 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 338 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16530500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 16530500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16530500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 16530500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16530500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 16530500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.060748 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.060748 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.060748 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.060748 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.060748 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.060748 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48906.804734 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48906.804734 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48906.804734 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 48906.804734 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48906.804734 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 48906.804734 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17056000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 17056000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17056000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 17056000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17056000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 17056000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.063331 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.063331 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.063331 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.063331 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.063331 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.063331 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50461.538462 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50461.538462 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50461.538462 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 50461.538462 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50461.538462 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 50461.538462 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 100.624732 # Cycle average of tags in use -system.cpu.dcache.total_refs 4052 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 145 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 27.944828 # Average number of references to valid blocks. +system.cpu.dcache.tagsinuse 99.978765 # Cycle average of tags in use +system.cpu.dcache.total_refs 4011 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 147 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 27.285714 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 100.624732 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.024567 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.024567 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 3013 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 3013 # number of ReadReq hits +system.cpu.dcache.occ_blocks::cpu.data 99.978765 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.024409 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.024409 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 2972 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 2972 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 1033 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 1033 # number of WriteReq hits system.cpu.dcache.SwapReq_hits::cpu.data 6 # number of SwapReq hits system.cpu.dcache.SwapReq_hits::total 6 # number of SwapReq hits -system.cpu.dcache.demand_hits::cpu.data 4046 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 4046 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 4046 # number of overall hits -system.cpu.dcache.overall_hits::total 4046 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 129 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 129 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 4005 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 4005 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 4005 # number of overall hits +system.cpu.dcache.overall_hits::total 4005 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 130 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 130 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 409 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 409 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 538 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 538 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 538 # number of overall misses -system.cpu.dcache.overall_misses::total 538 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 6836500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 6836500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 19507474 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 19507474 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 26343974 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 26343974 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 26343974 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 26343974 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 3142 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 3142 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 539 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 539 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 539 # number of overall misses +system.cpu.dcache.overall_misses::total 539 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 6945000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 6945000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 19513974 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 19513974 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 26458974 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 26458974 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 26458974 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 26458974 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 3102 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 3102 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1442 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 1442 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SwapReq_accesses::cpu.data 6 # number of SwapReq accesses(hits+misses) system.cpu.dcache.SwapReq_accesses::total 6 # number of SwapReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 4584 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 4584 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 4584 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 4584 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.041057 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.041057 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 4544 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 4544 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 4544 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 4544 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.041908 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.041908 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.283634 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.283634 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.117365 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.117365 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.117365 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.117365 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52996.124031 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 52996.124031 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47695.535452 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 47695.535452 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 48966.494424 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 48966.494424 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 48966.494424 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 48966.494424 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 427 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.118618 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.118618 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.118618 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.118618 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53423.076923 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 53423.076923 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47711.427873 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 47711.427873 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 49089.005566 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 49089.005566 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 49089.005566 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 49089.005566 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 378 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 29 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 28 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 14.724138 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 13.500000 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed @@ -608,50 +608,50 @@ system.cpu.dcache.demand_mshr_hits::cpu.data 392 system.cpu.dcache.demand_mshr_hits::total 392 # number of demand (read+write) MSHR hits system.cpu.dcache.overall_mshr_hits::cpu.data 392 # number of overall MSHR hits system.cpu.dcache.overall_mshr_hits::total 392 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 63 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 63 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 64 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 64 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 83 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 83 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 146 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 146 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 146 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 146 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3776500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3776500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4497000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4497000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8273500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 8273500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8273500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 8273500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.020051 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.020051 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3837000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3837000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4507500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4507500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8344500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 8344500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8344500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 8344500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.020632 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.020632 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.057559 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.057559 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.031850 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.031850 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.031850 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.031850 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59944.444444 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59944.444444 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54180.722892 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54180.722892 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56667.808219 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 56667.808219 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56667.808219 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 56667.808219 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.032350 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.032350 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032350 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.032350 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59953.125000 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59953.125000 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54307.228916 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54307.228916 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56765.306122 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 56765.306122 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56765.306122 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 56765.306122 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 229.081422 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 225.876311 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 399 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.005013 # Average number of references to valid blocks. +system.cpu.l2cache.sampled_refs 400 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.005000 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 193.844447 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 35.236975 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.005916 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001075 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006991 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 190.966695 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 34.909617 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.005828 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001065 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006893 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits @@ -659,60 +659,60 @@ system.cpu.l2cache.demand_hits::total 2 # nu system.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits system.cpu.l2cache.overall_hits::total 2 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 336 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 63 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 399 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 64 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 400 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 83 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 83 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 336 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 146 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 482 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 147 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 483 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 336 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 146 # number of overall misses -system.cpu.l2cache.overall_misses::total 482 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16172000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3755000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 19927000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4413000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4413000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 16172000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 8168000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 24340000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 16172000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 8168000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 24340000 # number of overall miss cycles +system.cpu.l2cache.overall_misses::cpu.data 147 # number of overall misses +system.cpu.l2cache.overall_misses::total 483 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16698000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3772500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 20470500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4423500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4423500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 16698000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 8196000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 24894000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 16698000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 8196000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 24894000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 338 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 63 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 401 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 64 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 402 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 83 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 83 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 338 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 146 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 484 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 485 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 338 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 146 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 484 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 485 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.994083 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.995012 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.995025 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.994083 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.995868 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.995876 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.994083 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.995868 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 48130.952381 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 59603.174603 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 49942.355890 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 53168.674699 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 53168.674699 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 48130.952381 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 55945.205479 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 50497.925311 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 48130.952381 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 55945.205479 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 50497.925311 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.995876 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 49696.428571 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58945.312500 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 51176.250000 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 53295.180723 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 53295.180723 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 49696.428571 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 55755.102041 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51540.372671 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 49696.428571 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 55755.102041 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51540.372671 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -722,49 +722,49 @@ system.cpu.l2cache.avg_blocked_cycles::no_targets nan system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 336 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 63 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 399 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 64 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 400 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 83 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 83 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 336 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 146 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 482 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 483 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 336 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 146 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 482 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11943516 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2975060 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14918576 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3394062 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3394062 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11943516 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6369122 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 18312638 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11943516 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6369122 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 18312638 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 483 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12468016 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2980062 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15448078 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3402062 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3402062 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12468016 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6382124 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 18850140 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12468016 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6382124 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 18850140 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.994083 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995012 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995025 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.994083 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.995868 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.995876 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.994083 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.995868 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35546.178571 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 47223.174603 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37389.914787 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40892.313253 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40892.313253 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35546.178571 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 43624.123288 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 37993.024896 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35546.178571 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 43624.123288 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 37993.024896 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.995876 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37107.190476 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46563.468750 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 38620.195000 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40988.698795 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40988.698795 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37107.190476 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 43415.809524 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39027.204969 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37107.190476 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 43415.809524 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39027.204969 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/config.ini b/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/config.ini index 8143784d6..eec9abdb9 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/config.ini +++ b/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -82,7 +82,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/insttest/bin/sparc/linux/insttest +executable=/projects/pd/randd/dist/test-progs/insttest/bin/sparc/linux/insttest gid=100 input=cin max_stack_size=67108864 @@ -106,7 +106,7 @@ slave=system.system_port system.cpu.icache_port system.cpu.dcache_port [system.physmem] type=SimpleMemory bandwidth=73.000000 -clock=1 +clock=1000 conf_table_reported=false in_addr_map=true latency=30000 diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/simout b/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/simout index ffad57b6b..a099312ec 100755 --- a/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/simout +++ b/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/simout @@ -1,9 +1,9 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:13:25 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:46:06 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-atomic -re tests/run.py build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-atomic Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/stats.txt index feda286ec..fb1046e47 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/stats.txt +++ b/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000008 # Nu sim_ticks 7612000 # Number of ticks simulated final_tick 7612000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1344667 # Simulator instruction rate (inst/s) -host_op_rate 1342613 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 673049198 # Simulator tick rate (ticks/s) -host_mem_usage 220960 # Number of bytes of host memory used -host_seconds 0.01 # Real time elapsed on the host +host_inst_rate 19584 # Simulator instruction rate (inst/s) +host_op_rate 19584 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 9831731 # Simulator tick rate (ticks/s) +host_mem_usage 212388 # Number of bytes of host memory used +host_seconds 0.77 # Real time elapsed on the host sim_insts 15162 # Number of instructions simulated sim_ops 15162 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 60828 # Number of bytes read from this memory diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/config.ini b/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/config.ini index cd98523de..0cf9ff042 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/config.ini +++ b/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -61,22 +61,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -92,22 +92,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -124,24 +124,24 @@ size=64 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=10000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=10000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -151,10 +151,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -169,7 +169,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/insttest/bin/sparc/linux/insttest +executable=/projects/pd/randd/dist/test-progs/insttest/bin/sparc/linux/insttest gid=100 input=cin max_stack_size=67108864 @@ -193,7 +193,7 @@ slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] type=SimpleMemory bandwidth=73.000000 -clock=1 +clock=1000 conf_table_reported=false in_addr_map=true latency=30000 diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/simout b/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/simout index cacf98182..8494e13f4 100755 --- a/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/simout +++ b/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/simout @@ -1,9 +1,9 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:13:28 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:45:40 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-timing -re tests/run.py build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -18,4 +18,4 @@ LDTX: Passed LDTW: Passed STTW: Passed Done -Exiting @ tick 43106000 because target called exit() +Exiting @ tick 41368000 because target called exit() diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/stats.txt index af9b5d77e..54610aef7 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/stats.txt +++ b/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000041 # Nu sim_ticks 41368000 # Number of ticks simulated final_tick 41368000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 652409 # Simulator instruction rate (inst/s) -host_op_rate 651936 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1777530278 # Simulator tick rate (ticks/s) -host_mem_usage 220352 # Number of bytes of host memory used -host_seconds 0.02 # Real time elapsed on the host +host_inst_rate 17560 # Simulator instruction rate (inst/s) +host_op_rate 17560 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 47909450 # Simulator tick rate (ticks/s) +host_mem_usage 220988 # Number of bytes of host memory used +host_seconds 0.86 # Real time elapsed on the host sim_insts 15162 # Number of instructions simulated sim_ops 15162 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 17792 # Number of bytes read from this memory diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini index 07b9bbe53..1c2308afb 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu0 cpu1 cpu2 cpu3 l2c membus physmem toL2Bus boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -129,10 +129,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -140,7 +140,7 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system @@ -423,10 +423,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -434,7 +434,7 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system @@ -463,7 +463,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/m5threads/bin/sparc/linux/test_atomic +executable=/projects/pd/randd/dist/test-progs/m5threads/bin/sparc/linux/test_atomic gid=100 input=cin max_stack_size=67108864 @@ -575,10 +575,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -586,7 +586,7 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system @@ -869,10 +869,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -880,7 +880,7 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system @@ -1002,10 +1002,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -1013,7 +1013,7 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system @@ -1296,10 +1296,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -1307,7 +1307,7 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system @@ -1429,10 +1429,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -1440,7 +1440,7 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system @@ -1723,10 +1723,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -1734,7 +1734,7 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system @@ -1760,22 +1760,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=10000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=92 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=10000 +response_latency=20 size=4194304 subblock_size=0 system=system -tgts_per_mshr=16 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -1793,22 +1793,35 @@ master=system.physmem.port slave=system.l2c.mem_side system.system_port [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] [system.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false width=8 diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout index 63ee30b34..b5c2c149d 100755 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout @@ -1,9 +1,9 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:13:31 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:45:40 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp -re tests/run.py build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -15,54 +15,54 @@ Init done [Iteration 1, Thread 2] Got lock [Iteration 1, Thread 2] Critical section done, previously next=3, now next=2 Iteration 1 completed -[Iteration 2, Thread 3] Got lock -[Iteration 2, Thread 3] Critical section done, previously next=0, now next=3 [Iteration 2, Thread 2] Got lock -[Iteration 2, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 2, Thread 2] Critical section done, previously next=0, now next=2 +[Iteration 2, Thread 3] Got lock +[Iteration 2, Thread 3] Critical section done, previously next=2, now next=3 [Iteration 2, Thread 1] Got lock -[Iteration 2, Thread 1] Critical section done, previously next=2, now next=1 +[Iteration 2, Thread 1] Critical section done, previously next=3, now next=1 Iteration 2 completed -[Iteration 3, Thread 2] Got lock -[Iteration 3, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 3, Thread 1] Got lock -[Iteration 3, Thread 1] Critical section done, previously next=2, now next=1 +[Iteration 3, Thread 1] Critical section done, previously next=0, now next=1 [Iteration 3, Thread 3] Got lock [Iteration 3, Thread 3] Critical section done, previously next=1, now next=3 +[Iteration 3, Thread 2] Got lock +[Iteration 3, Thread 2] Critical section done, previously next=3, now next=2 Iteration 3 completed [Iteration 4, Thread 3] Got lock [Iteration 4, Thread 3] Critical section done, previously next=0, now next=3 -[Iteration 4, Thread 2] Got lock -[Iteration 4, Thread 2] Critical section done, previously next=3, now next=2 [Iteration 4, Thread 1] Got lock -[Iteration 4, Thread 1] Critical section done, previously next=2, now next=1 +[Iteration 4, Thread 1] Critical section done, previously next=3, now next=1 +[Iteration 4, Thread 2] Got lock +[Iteration 4, Thread 2] Critical section done, previously next=1, now next=2 Iteration 4 completed -[Iteration 5, Thread 1] Got lock -[Iteration 5, Thread 1] Critical section done, previously next=0, now next=1 [Iteration 5, Thread 2] Got lock -[Iteration 5, Thread 2] Critical section done, previously next=1, now next=2 +[Iteration 5, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 5, Thread 3] Got lock [Iteration 5, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 5, Thread 1] Got lock +[Iteration 5, Thread 1] Critical section done, previously next=3, now next=1 Iteration 5 completed +[Iteration 6, Thread 1] Got lock +[Iteration 6, Thread 1] Critical section done, previously next=0, now next=1 [Iteration 6, Thread 2] Got lock -[Iteration 6, Thread 2] Critical section done, previously next=0, now next=2 +[Iteration 6, Thread 2] Critical section done, previously next=1, now next=2 [Iteration 6, Thread 3] Got lock [Iteration 6, Thread 3] Critical section done, previously next=2, now next=3 -[Iteration 6, Thread 1] Got lock -[Iteration 6, Thread 1] Critical section done, previously next=3, now next=1 Iteration 6 completed [Iteration 7, Thread 2] Got lock [Iteration 7, Thread 2] Critical section done, previously next=0, now next=2 -[Iteration 7, Thread 1] Got lock -[Iteration 7, Thread 1] Critical section done, previously next=2, now next=1 [Iteration 7, Thread 3] Got lock -[Iteration 7, Thread 3] Critical section done, previously next=1, now next=3 +[Iteration 7, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 7, Thread 1] Got lock +[Iteration 7, Thread 1] Critical section done, previously next=3, now next=1 Iteration 7 completed -[Iteration 8, Thread 2] Got lock -[Iteration 8, Thread 2] Critical section done, previously next=0, now next=2 -[Iteration 8, Thread 1] Got lock -[Iteration 8, Thread 1] Critical section done, previously next=2, now next=1 [Iteration 8, Thread 3] Got lock -[Iteration 8, Thread 3] Critical section done, previously next=1, now next=3 +[Iteration 8, Thread 3] Critical section done, previously next=0, now next=3 +[Iteration 8, Thread 1] Got lock +[Iteration 8, Thread 1] Critical section done, previously next=3, now next=1 +[Iteration 8, Thread 2] Got lock +[Iteration 8, Thread 2] Critical section done, previously next=1, now next=2 Iteration 8 completed [Iteration 9, Thread 3] Got lock [Iteration 9, Thread 3] Critical section done, previously next=0, now next=3 @@ -71,12 +71,12 @@ Iteration 8 completed [Iteration 9, Thread 2] Got lock [Iteration 9, Thread 2] Critical section done, previously next=1, now next=2 Iteration 9 completed -[Iteration 10, Thread 2] Got lock -[Iteration 10, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 10, Thread 1] Got lock -[Iteration 10, Thread 1] Critical section done, previously next=2, now next=1 +[Iteration 10, Thread 1] Critical section done, previously next=0, now next=1 [Iteration 10, Thread 3] Got lock [Iteration 10, Thread 3] Critical section done, previously next=1, now next=3 +[Iteration 10, Thread 2] Got lock +[Iteration 10, Thread 2] Critical section done, previously next=3, now next=2 Iteration 10 completed PASSED :-) -Exiting @ tick 113910500 because target called exit() +Exiting @ tick 104830500 because target called exit() diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt index c68736462..13ed71f23 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt @@ -1,86 +1,86 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000109 # Number of seconds simulated -sim_ticks 108678000 # Number of ticks simulated -final_tick 108678000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000105 # Number of seconds simulated +sim_ticks 104830500 # Number of ticks simulated +final_tick 104830500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 97735 # Simulator instruction rate (inst/s) -host_op_rate 97735 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 9914053 # Simulator tick rate (ticks/s) -host_mem_usage 237564 # Number of bytes of host memory used -host_seconds 10.96 # Real time elapsed on the host -sim_insts 1071369 # Number of instructions simulated -sim_ops 1071369 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu0.inst 23040 # Number of bytes read from this memory +host_inst_rate 100032 # Simulator instruction rate (inst/s) +host_op_rate 100032 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 10132772 # Simulator tick rate (ticks/s) +host_mem_usage 236868 # Number of bytes of host memory used +host_seconds 10.35 # Real time elapsed on the host +sim_insts 1034897 # Number of instructions simulated +sim_ops 1034897 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu0.inst 22784 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.data 10752 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 5504 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 5184 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.data 1280 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 384 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.inst 192 # Number of bytes read from this memory system.physmem.bytes_read::cpu2.data 832 # Number of bytes read from this memory -system.physmem.bytes_read::cpu3.inst 128 # Number of bytes read from this memory +system.physmem.bytes_read::cpu3.inst 256 # Number of bytes read from this memory system.physmem.bytes_read::cpu3.data 832 # Number of bytes read from this memory -system.physmem.bytes_read::total 42752 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 23040 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 5504 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 384 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu3.inst 128 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 29056 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu0.inst 360 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 42112 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 22784 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 5184 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu2.inst 192 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu3.inst 256 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 28416 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu0.inst 356 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.data 168 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 86 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 81 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.data 20 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 6 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.inst 3 # Number of read requests responded to by this memory system.physmem.num_reads::cpu2.data 13 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu3.inst 2 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu3.inst 4 # Number of read requests responded to by this memory system.physmem.num_reads::cpu3.data 13 # Number of read requests responded to by this memory -system.physmem.num_reads::total 668 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu0.inst 212002429 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 98934467 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 50645025 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 11777913 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 3533374 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 7655643 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu3.inst 1177791 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu3.data 7655643 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 393382285 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 212002429 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 50645025 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 3533374 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu3.inst 1177791 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 267358619 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 212002429 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 98934467 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 50645025 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 11777913 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 3533374 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 7655643 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu3.inst 1177791 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu3.data 7655643 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 393382285 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 669 # Total number of read requests seen +system.physmem.num_reads::total 658 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu0.inst 217341327 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 102565570 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 49451257 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 12210187 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 1831528 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 7936621 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu3.inst 2442037 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu3.data 7936621 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 401715150 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 217341327 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 49451257 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 1831528 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu3.inst 2442037 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 271066150 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 217341327 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 102565570 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 49451257 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 12210187 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 1831528 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 7936621 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu3.inst 2442037 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu3.data 7936621 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 401715150 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 659 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 993 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 42752 # Total number of bytes read from memory +system.physmem.cpureqs 980 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 42112 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 42752 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 42112 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 76 # Reqs where no action is needed +system.physmem.neitherReadNorWrite 72 # Reqs where no action is needed system.physmem.perBankRdReqs::0 50 # Track reads on a per bank basis system.physmem.perBankRdReqs::1 71 # Track reads on a per bank basis system.physmem.perBankRdReqs::2 36 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 31 # Track reads on a per bank basis system.physmem.perBankRdReqs::4 29 # Track reads on a per bank basis system.physmem.perBankRdReqs::5 23 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 21 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 54 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 56 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 73 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 61 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 19 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 53 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 54 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 71 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 60 # Track reads on a per bank basis system.physmem.perBankRdReqs::11 5 # Track reads on a per bank basis system.physmem.perBankRdReqs::12 15 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 21 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 79 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 20 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 78 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 44 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis @@ -100,14 +100,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 108650000 # Total gap between requests +system.physmem.totGap 104802500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 669 # Categorize read packet sizes +system.physmem.readPktSize::6 659 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -125,12 +125,12 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 76 # categorize neither packet sizes +system.physmem.neitherpktsize::6 72 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 401 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 192 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 62 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 390 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 195 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 60 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 11 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -194,335 +194,335 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 3390669 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 18414669 # Sum of mem lat for all requests -system.physmem.totBusLat 2676000 # Total cycles spent in databus access -system.physmem.totBankLat 12348000 # Total cycles spent in bank access -system.physmem.avgQLat 5068.26 # Average queueing delay per request -system.physmem.avgBankLat 18457.40 # Average bank access latency per request +system.physmem.totQLat 2987155 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 17761155 # Sum of mem lat for all requests +system.physmem.totBusLat 2636000 # Total cycles spent in databus access +system.physmem.totBankLat 12138000 # Total cycles spent in bank access +system.physmem.avgQLat 4532.86 # Average queueing delay per request +system.physmem.avgBankLat 18418.82 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 27525.66 # Average memory access latency -system.physmem.avgRdBW 393.38 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 26951.68 # Average memory access latency +system.physmem.avgRdBW 401.72 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 393.38 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 401.72 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 2.46 # Data bus utilization in percentage +system.physmem.busUtil 2.51 # Data bus utilization in percentage system.physmem.avgRdQLen 0.17 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 513 # Number of row buffer hits during reads +system.physmem.readRowHits 506 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 76.68 # Row buffer hit rate for reads +system.physmem.readRowHitRate 76.78 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 162406.58 # Average gap between requests +system.physmem.avgGap 159032.63 # Average gap between requests system.cpu0.workload.num_syscalls 89 # Number of system calls -system.cpu0.numCycles 217357 # number of cpu cycles simulated +system.cpu0.numCycles 209662 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.BPredUnit.lookups 85486 # Number of BP lookups -system.cpu0.BPredUnit.condPredicted 83146 # Number of conditional branches predicted -system.cpu0.BPredUnit.condIncorrect 1297 # Number of conditional branches incorrect -system.cpu0.BPredUnit.BTBLookups 83094 # Number of BTB lookups -system.cpu0.BPredUnit.BTBHits 80730 # Number of BTB hits +system.cpu0.BPredUnit.lookups 82004 # Number of BP lookups +system.cpu0.BPredUnit.condPredicted 79765 # Number of conditional branches predicted +system.cpu0.BPredUnit.condIncorrect 1218 # Number of conditional branches incorrect +system.cpu0.BPredUnit.BTBLookups 79291 # Number of BTB lookups +system.cpu0.BPredUnit.BTBHits 77227 # Number of BTB hits system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.BPredUnit.usedRAS 510 # Number of times the RAS was used to get a target. +system.cpu0.BPredUnit.usedRAS 516 # Number of times the RAS was used to get a target. system.cpu0.BPredUnit.RASInCorrect 132 # Number of incorrect RAS predictions. -system.cpu0.fetch.icacheStallCycles 17254 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 507547 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 85486 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 81240 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 166653 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 3954 # Number of cycles fetch has spent squashing -system.cpu0.fetch.BlockedCycles 12694 # Number of cycles fetch has spent blocked +system.cpu0.fetch.icacheStallCycles 16907 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 486703 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 82004 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 77743 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 159637 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 3804 # Number of cycles fetch has spent squashing +system.cpu0.fetch.BlockedCycles 12545 # Number of cycles fetch has spent blocked system.cpu0.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 1571 # Number of stall cycles due to pending traps -system.cpu0.fetch.CacheLines 6105 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 500 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.rateDist::samples 200686 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 2.529060 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.210670 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.PendingTrapStallCycles 1361 # Number of stall cycles due to pending traps +system.cpu0.fetch.CacheLines 5871 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 484 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.rateDist::samples 192893 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 2.523176 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.215866 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 34033 16.96% 16.96% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 82572 41.14% 58.10% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 593 0.30% 58.40% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 970 0.48% 58.88% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 529 0.26% 59.15% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 78464 39.10% 98.24% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 697 0.35% 98.59% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 363 0.18% 98.77% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 2465 1.23% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 33256 17.24% 17.24% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 79042 40.98% 58.22% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 584 0.30% 58.52% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 987 0.51% 59.03% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 454 0.24% 59.27% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 75108 38.94% 98.21% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 578 0.30% 98.50% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 364 0.19% 98.69% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 2520 1.31% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 200686 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.393298 # Number of branch fetches per cycle -system.cpu0.fetch.rate 2.335085 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 18097 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 14161 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 165636 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 283 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 2509 # Number of cycles decode is squashing -system.cpu0.decode.DecodedInsts 504485 # Number of instructions handled by decode -system.cpu0.rename.SquashCycles 2509 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 18775 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 695 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 12879 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 165279 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 549 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 501228 # Number of instructions processed by rename -system.cpu0.rename.IQFullEvents 1 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 155 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.RenamedOperands 342771 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 999720 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 999720 # Number of integer rename lookups -system.cpu0.rename.CommittedMaps 329211 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 13560 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 922 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 944 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 3899 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 160553 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 81037 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 78269 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 78067 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 419118 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 951 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 416267 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 155 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 11107 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 10171 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 392 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 200686 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 2.074220 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.084012 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 192893 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.391125 # Number of branch fetches per cycle +system.cpu0.fetch.rate 2.321370 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 17503 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 14000 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 158668 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 284 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 2438 # Number of cycles decode is squashing +system.cpu0.decode.DecodedInsts 483730 # Number of instructions handled by decode +system.cpu0.rename.SquashCycles 2438 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 18159 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 648 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 12765 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 158332 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 551 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 480873 # Number of instructions processed by rename +system.cpu0.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 153 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.RenamedOperands 329027 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 958899 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 958899 # Number of integer rename lookups +system.cpu0.rename.CommittedMaps 315995 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 13032 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 877 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 903 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 3587 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 153720 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 77689 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 74928 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 74758 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 402151 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 922 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 399521 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 164 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 10786 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 9496 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 363 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 192893 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 2.071205 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.088777 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 33200 16.54% 16.54% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 5091 2.54% 19.08% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 80178 39.95% 59.03% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 79595 39.66% 98.69% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 1563 0.78% 99.47% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 681 0.34% 99.81% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 279 0.14% 99.95% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 88 0.04% 99.99% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 11 0.01% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 32269 16.73% 16.73% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 4844 2.51% 19.24% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 76822 39.83% 59.07% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 76327 39.57% 98.64% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 1582 0.82% 99.46% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 687 0.36% 99.81% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 263 0.14% 99.95% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 81 0.04% 99.99% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 18 0.01% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 200686 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 192893 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 45 20.36% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 20.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 64 28.96% 49.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 112 50.68% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 57 25.45% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 25.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 53 23.66% 49.11% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 114 50.89% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 175769 42.23% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.23% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 160047 38.45% 80.67% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 80451 19.33% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 169105 42.33% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.33% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 153283 38.37% 80.69% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 77133 19.31% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 416267 # Type of FU issued -system.cpu0.iq.rate 1.915130 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 221 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.000531 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 1033596 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 431231 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 414361 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.FU_type_0::total 399521 # Type of FU issued +system.cpu0.iq.rate 1.905548 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 224 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.000561 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 992323 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 413903 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 397700 # Number of integer instruction queue wakeup accesses system.cpu0.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu0.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu0.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 416488 # Number of integer alu accesses +system.cpu0.iq.int_alu_accesses 399745 # Number of integer alu accesses system.cpu0.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 77814 # Number of loads that had data forwarded from stores +system.cpu0.iew.lsq.thread0.forwLoads 74515 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 2358 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 55 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 1433 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 2133 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 4 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 44 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 1389 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu0.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu0.iew.lsq.thread0.cacheBlocked 4 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 2509 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 439 # Number of cycles IEW is blocking +system.cpu0.iew.iewSquashCycles 2438 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 389 # Number of cycles IEW is blocking system.cpu0.iew.iewUnblockCycles 34 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 498940 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 337 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 160553 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 81037 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 840 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 37 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewDispatchedInsts 478542 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 300 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 153720 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 77689 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 806 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 35 # Number of times the IQ has become full, causing a stall system.cpu0.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 55 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 377 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 1128 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 1505 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 415155 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 159727 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 1112 # Number of squashed instructions skipped in execute +system.cpu0.iew.memOrderViolationEvents 44 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 327 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 1115 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 1442 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 398429 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 152970 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 1092 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 78871 # number of nop insts executed -system.cpu0.iew.exec_refs 240043 # number of memory reference insts executed -system.cpu0.iew.exec_branches 82509 # Number of branches executed -system.cpu0.iew.exec_stores 80316 # Number of stores executed -system.cpu0.iew.exec_rate 1.910014 # Inst execution rate -system.cpu0.iew.wb_sent 414703 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 414361 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 245547 # num instructions producing a value -system.cpu0.iew.wb_consumers 248019 # num instructions consuming a value +system.cpu0.iew.exec_nop 75469 # number of nop insts executed +system.cpu0.iew.exec_refs 229968 # number of memory reference insts executed +system.cpu0.iew.exec_branches 79152 # Number of branches executed +system.cpu0.iew.exec_stores 76998 # Number of stores executed +system.cpu0.iew.exec_rate 1.900340 # Inst execution rate +system.cpu0.iew.wb_sent 398024 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 397700 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 235727 # num instructions producing a value +system.cpu0.iew.wb_consumers 238246 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 1.906361 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.990033 # average fanout of values written-back +system.cpu0.iew.wb_rate 1.896863 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.989427 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 12749 # The number of squashed insts skipped by commit +system.cpu0.commit.commitSquashedInsts 12164 # The number of squashed insts skipped by commit system.cpu0.commit.commitNonSpecStalls 559 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 1297 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 198194 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 2.452991 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 2.132633 # Number of insts commited each cycle +system.cpu0.commit.branchMispredicts 1218 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 190472 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 2.448360 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 2.135276 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 33728 17.02% 17.02% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 82160 41.45% 58.47% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 2430 1.23% 59.70% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 731 0.37% 60.07% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 570 0.29% 60.35% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 77594 39.15% 99.51% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 452 0.23% 99.73% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 239 0.12% 99.85% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 290 0.15% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 32802 17.22% 17.22% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 78740 41.34% 58.56% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 2340 1.23% 59.79% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 693 0.36% 60.15% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 545 0.29% 60.44% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 74330 39.02% 99.46% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 456 0.24% 99.70% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 249 0.13% 99.83% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 317 0.17% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 198194 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 486168 # Number of instructions committed -system.cpu0.commit.committedOps 486168 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 190472 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 466344 # Number of instructions committed +system.cpu0.commit.committedOps 466344 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 237799 # Number of memory references committed -system.cpu0.commit.loads 158195 # Number of loads committed +system.cpu0.commit.refs 227887 # Number of memory references committed +system.cpu0.commit.loads 151587 # Number of loads committed system.cpu0.commit.membars 84 # Number of memory barriers committed -system.cpu0.commit.branches 81491 # Number of branches committed +system.cpu0.commit.branches 78187 # Number of branches committed system.cpu0.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 327542 # Number of committed integer instructions. +system.cpu0.commit.int_insts 314326 # Number of committed integer instructions. system.cpu0.commit.function_calls 223 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 290 # number cycles where commit BW limit reached +system.cpu0.commit.bw_lim_events 317 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 695660 # The number of ROB reads -system.cpu0.rob.rob_writes 1000360 # The number of ROB writes -system.cpu0.timesIdled 319 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 16671 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.committedInsts 407861 # Number of Instructions Simulated -system.cpu0.committedOps 407861 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 407861 # Number of Instructions Simulated -system.cpu0.cpi 0.532919 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 0.532919 # CPI: Total CPI of All Threads -system.cpu0.ipc 1.876457 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 1.876457 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 742624 # number of integer regfile reads -system.cpu0.int_regfile_writes 334702 # number of integer regfile writes +system.cpu0.rob.rob_reads 667502 # The number of ROB reads +system.cpu0.rob.rob_writes 959472 # The number of ROB writes +system.cpu0.timesIdled 316 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 16769 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.committedInsts 391341 # Number of Instructions Simulated +system.cpu0.committedOps 391341 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 391341 # Number of Instructions Simulated +system.cpu0.cpi 0.535753 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 0.535753 # CPI: Total CPI of All Threads +system.cpu0.ipc 1.866533 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 1.866533 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 712669 # number of integer regfile reads +system.cpu0.int_regfile_writes 321346 # number of integer regfile writes system.cpu0.fp_regfile_reads 192 # number of floating regfile reads -system.cpu0.misc_regfile_reads 241901 # number of misc regfile reads +system.cpu0.misc_regfile_reads 231752 # number of misc regfile reads system.cpu0.misc_regfile_writes 564 # number of misc regfile writes -system.cpu0.icache.replacements 305 # number of replacements -system.cpu0.icache.tagsinuse 247.227558 # Cycle average of tags in use -system.cpu0.icache.total_refs 5357 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 596 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 8.988255 # Average number of references to valid blocks. +system.cpu0.icache.replacements 297 # number of replacements +system.cpu0.icache.tagsinuse 245.466325 # Cycle average of tags in use +system.cpu0.icache.total_refs 5129 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 587 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 8.737649 # Average number of references to valid blocks. system.cpu0.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 247.227558 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.482866 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.482866 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 5357 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 5357 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 5357 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 5357 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 5357 # number of overall hits -system.cpu0.icache.overall_hits::total 5357 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 748 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 748 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 748 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 748 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 748 # number of overall misses -system.cpu0.icache.overall_misses::total 748 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 25787000 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 25787000 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 25787000 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 25787000 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 25787000 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 25787000 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 6105 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 6105 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 6105 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 6105 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 6105 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 6105 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.122523 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.122523 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.122523 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.122523 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.122523 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.122523 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 34474.598930 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 34474.598930 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 34474.598930 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 34474.598930 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 34474.598930 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 34474.598930 # average overall miss latency +system.cpu0.icache.occ_blocks::cpu0.inst 245.466325 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.479426 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.479426 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 5129 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 5129 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 5129 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 5129 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 5129 # number of overall hits +system.cpu0.icache.overall_hits::total 5129 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 742 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 742 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 742 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 742 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 742 # number of overall misses +system.cpu0.icache.overall_misses::total 742 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 25612000 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 25612000 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 25612000 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 25612000 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 25612000 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 25612000 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 5871 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 5871 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 5871 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 5871 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 5871 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 5871 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.126384 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.126384 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.126384 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.126384 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.126384 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.126384 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 34517.520216 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 34517.520216 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 34517.520216 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 34517.520216 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 34517.520216 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 34517.520216 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -531,106 +531,106 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 151 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 151 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 151 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 151 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 151 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 151 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 597 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 597 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 597 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 597 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 597 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 597 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 20662500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 20662500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 20662500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 20662500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 20662500 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 20662500 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.097789 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.097789 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.097789 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.097789 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.097789 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.097789 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 34610.552764 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34610.552764 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 34610.552764 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 34610.552764 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 34610.552764 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 34610.552764 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 154 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 154 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 154 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 154 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 154 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 154 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 588 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 588 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 588 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 588 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 588 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 588 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 20478500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 20478500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 20478500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 20478500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 20478500 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 20478500 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.100153 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.100153 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.100153 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.100153 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.100153 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.100153 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 34827.380952 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34827.380952 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 34827.380952 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 34827.380952 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 34827.380952 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 34827.380952 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.dcache.replacements 2 # number of replacements -system.cpu0.dcache.tagsinuse 144.093465 # Cycle average of tags in use -system.cpu0.dcache.total_refs 160308 # Total number of references to valid blocks. +system.cpu0.dcache.tagsinuse 143.868426 # Cycle average of tags in use +system.cpu0.dcache.total_refs 153554 # Total number of references to valid blocks. system.cpu0.dcache.sampled_refs 170 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 942.988235 # Average number of references to valid blocks. +system.cpu0.dcache.avg_refs 903.258824 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 144.093465 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.281433 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.281433 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 81376 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 81376 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 79021 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 79021 # number of WriteReq hits +system.cpu0.dcache.occ_blocks::cpu0.data 143.868426 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.280993 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.280993 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 77923 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 77923 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 75708 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 75708 # number of WriteReq hits system.cpu0.dcache.SwapReq_hits::cpu0.data 22 # number of SwapReq hits system.cpu0.dcache.SwapReq_hits::total 22 # number of SwapReq hits -system.cpu0.dcache.demand_hits::cpu0.data 160397 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 160397 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 160397 # number of overall hits -system.cpu0.dcache.overall_hits::total 160397 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 473 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 473 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 541 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 541 # number of WriteReq misses +system.cpu0.dcache.demand_hits::cpu0.data 153631 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 153631 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 153631 # number of overall hits +system.cpu0.dcache.overall_hits::total 153631 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 471 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 471 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 550 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 550 # number of WriteReq misses system.cpu0.dcache.SwapReq_misses::cpu0.data 20 # number of SwapReq misses system.cpu0.dcache.SwapReq_misses::total 20 # number of SwapReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1014 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1014 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1014 # number of overall misses -system.cpu0.dcache.overall_misses::total 1014 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 11124000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 11124000 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 22939498 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 22939498 # number of WriteReq miss cycles -system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 377000 # number of SwapReq miss cycles -system.cpu0.dcache.SwapReq_miss_latency::total 377000 # number of SwapReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 34063498 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 34063498 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 34063498 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 34063498 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 81849 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 81849 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 79562 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 79562 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.demand_misses::cpu0.data 1021 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1021 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1021 # number of overall misses +system.cpu0.dcache.overall_misses::total 1021 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 11085500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 11085500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 22991498 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 22991498 # number of WriteReq miss cycles +system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 390000 # number of SwapReq miss cycles +system.cpu0.dcache.SwapReq_miss_latency::total 390000 # number of SwapReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 34076998 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 34076998 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 34076998 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 34076998 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 78394 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 78394 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 76258 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 76258 # number of WriteReq accesses(hits+misses) system.cpu0.dcache.SwapReq_accesses::cpu0.data 42 # number of SwapReq accesses(hits+misses) system.cpu0.dcache.SwapReq_accesses::total 42 # number of SwapReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 161411 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 161411 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 161411 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 161411 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.005779 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.005779 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.006800 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.006800 # miss rate for WriteReq accesses +system.cpu0.dcache.demand_accesses::cpu0.data 154652 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 154652 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 154652 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 154652 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.006008 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.006008 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.007212 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.007212 # miss rate for WriteReq accesses system.cpu0.dcache.SwapReq_miss_rate::cpu0.data 0.476190 # miss rate for SwapReq accesses system.cpu0.dcache.SwapReq_miss_rate::total 0.476190 # miss rate for SwapReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.006282 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.006282 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.006282 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.006282 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 23517.970402 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 23517.970402 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 42402.029575 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 42402.029575 # average WriteReq miss latency -system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 18850 # average SwapReq miss latency -system.cpu0.dcache.SwapReq_avg_miss_latency::total 18850 # average SwapReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33593.193294 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 33593.193294 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33593.193294 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 33593.193294 # average overall miss latency +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.006602 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.006602 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.006602 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.006602 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 23536.093418 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 23536.093418 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41802.723636 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 41802.723636 # average WriteReq miss latency +system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 19500 # average SwapReq miss latency +system.cpu0.dcache.SwapReq_avg_miss_latency::total 19500 # average SwapReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33376.099902 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 33376.099902 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33376.099902 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 33376.099902 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 196 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 14 # number of cycles access was blocked @@ -641,364 +641,363 @@ system.cpu0.dcache.fast_writes 0 # nu system.cpu0.dcache.cache_copies 0 # number of cache copies performed system.cpu0.dcache.writebacks::writebacks 1 # number of writebacks system.cpu0.dcache.writebacks::total 1 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 282 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 282 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 370 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 370 # number of WriteReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 652 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 652 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 652 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 652 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 191 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 191 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 171 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 171 # number of WriteReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 277 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 277 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 384 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 384 # number of WriteReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 661 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 661 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 661 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 661 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 194 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 194 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 166 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 166 # number of WriteReq MSHR misses system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data 20 # number of SwapReq MSHR misses system.cpu0.dcache.SwapReq_mshr_misses::total 20 # number of SwapReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 362 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 362 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 362 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 362 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 4857000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4857000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5583500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 5583500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 337000 # number of SwapReq MSHR miss cycles -system.cpu0.dcache.SwapReq_mshr_miss_latency::total 337000 # number of SwapReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 10440500 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 10440500 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 10440500 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 10440500 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002334 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002334 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.002149 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.002149 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 360 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 360 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 360 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 360 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 4894000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4894000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5605500 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 5605500 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 350000 # number of SwapReq MSHR miss cycles +system.cpu0.dcache.SwapReq_mshr_miss_latency::total 350000 # number of SwapReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 10499500 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 10499500 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 10499500 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 10499500 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002475 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002475 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.002177 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.002177 # mshr miss rate for WriteReq accesses system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data 0.476190 # mshr miss rate for SwapReq accesses system.cpu0.dcache.SwapReq_mshr_miss_rate::total 0.476190 # mshr miss rate for SwapReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002243 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.002243 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002243 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.002243 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 25429.319372 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25429.319372 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 32652.046784 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32652.046784 # average WriteReq mshr miss latency -system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 16850 # average SwapReq mshr miss latency -system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16850 # average SwapReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 28841.160221 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28841.160221 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 28841.160221 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28841.160221 # average overall mshr miss latency +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002328 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.002328 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002328 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.002328 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 25226.804124 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25226.804124 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33768.072289 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33768.072289 # average WriteReq mshr miss latency +system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 17500 # average SwapReq mshr miss latency +system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17500 # average SwapReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 29165.277778 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29165.277778 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 29165.277778 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29165.277778 # average overall mshr miss latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.numCycles 181799 # number of cpu cycles simulated +system.cpu1.numCycles 174084 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.BPredUnit.lookups 59567 # Number of BP lookups -system.cpu1.BPredUnit.condPredicted 56529 # Number of conditional branches predicted -system.cpu1.BPredUnit.condIncorrect 1500 # Number of conditional branches incorrect -system.cpu1.BPredUnit.BTBLookups 52860 # Number of BTB lookups -system.cpu1.BPredUnit.BTBHits 52019 # Number of BTB hits +system.cpu1.BPredUnit.lookups 52904 # Number of BP lookups +system.cpu1.BPredUnit.condPredicted 50238 # Number of conditional branches predicted +system.cpu1.BPredUnit.condIncorrect 1268 # Number of conditional branches incorrect +system.cpu1.BPredUnit.BTBLookups 46828 # Number of BTB lookups +system.cpu1.BPredUnit.BTBHits 46138 # Number of BTB hits system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.BPredUnit.usedRAS 823 # Number of times the RAS was used to get a target. +system.cpu1.BPredUnit.usedRAS 659 # Number of times the RAS was used to get a target. system.cpu1.BPredUnit.RASInCorrect 232 # Number of incorrect RAS predictions. -system.cpu1.fetch.icacheStallCycles 25837 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 338154 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 59567 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 52842 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 115388 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 4298 # Number of cycles fetch has spent squashing -system.cpu1.fetch.BlockedCycles 25769 # Number of cycles fetch has spent blocked +system.cpu1.fetch.icacheStallCycles 27344 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 297398 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 52904 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 46797 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 103835 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 3694 # Number of cycles fetch has spent squashing +system.cpu1.fetch.BlockedCycles 29305 # Number of cycles fetch has spent blocked system.cpu1.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.NoActiveThreadStallCycles 6220 # Number of stall cycles due to no active thread to fetch from -system.cpu1.fetch.PendingTrapStallCycles 1046 # Number of stall cycles due to pending traps -system.cpu1.fetch.CacheLines 17180 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 322 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.rateDist::samples 176992 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 1.910561 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.213171 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.NoActiveThreadStallCycles 6116 # Number of stall cycles due to no active thread to fetch from +system.cpu1.fetch.PendingTrapStallCycles 727 # Number of stall cycles due to pending traps +system.cpu1.fetch.CacheLines 18660 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 267 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.rateDist::samples 169680 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 1.752699 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.165176 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 61604 34.81% 34.81% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 57789 32.65% 67.46% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 4656 2.63% 70.09% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 3206 1.81% 71.90% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 672 0.38% 72.28% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 43499 24.58% 96.86% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1205 0.68% 97.54% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 866 0.49% 98.03% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 3495 1.97% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 65845 38.81% 38.81% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 52566 30.98% 69.78% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 5632 3.32% 73.10% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 3204 1.89% 74.99% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 655 0.39% 75.38% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 36566 21.55% 96.93% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 1212 0.71% 97.64% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 766 0.45% 98.09% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 3234 1.91% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 176992 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.327653 # Number of branch fetches per cycle -system.cpu1.fetch.rate 1.860043 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 29997 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 23620 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 110723 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 3705 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 2727 # Number of cycles decode is squashing -system.cpu1.decode.DecodedInsts 334194 # Number of instructions handled by decode -system.cpu1.rename.SquashCycles 2727 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 30767 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 10715 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 12086 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 107285 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 7192 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 331783 # Number of instructions processed by rename -system.cpu1.rename.IQFullEvents 3 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 53 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.RenamedOperands 234003 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 646246 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 646246 # Number of integer rename lookups -system.cpu1.rename.CommittedMaps 218850 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 15153 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 1212 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 1340 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 9848 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 96301 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 46898 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 45474 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 41683 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 277198 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 4877 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 277583 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 147 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 12330 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 11288 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 591 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 176992 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 1.568336 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.306945 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 169680 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.303899 # Number of branch fetches per cycle +system.cpu1.fetch.rate 1.708359 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 31981 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 26240 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 98388 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 4607 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 2348 # Number of cycles decode is squashing +system.cpu1.decode.DecodedInsts 293925 # Number of instructions handled by decode +system.cpu1.rename.SquashCycles 2348 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 32683 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 13600 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 11858 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 94082 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 8993 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 291891 # Number of instructions processed by rename +system.cpu1.rename.LSQFullEvents 40 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.RenamedOperands 205019 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 562522 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 562522 # Number of integer rename lookups +system.cpu1.rename.CommittedMaps 192184 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 12835 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 1091 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 1214 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 11554 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 83196 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 39822 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 39557 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 34785 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 242788 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 5818 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 244431 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 88 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 10770 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 10393 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 573 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 169680 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 1.440541 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.314007 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 58949 33.31% 33.31% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 18466 10.43% 43.74% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 46965 26.54% 70.27% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 47589 26.89% 97.16% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 3312 1.87% 99.03% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1274 0.72% 99.75% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 318 0.18% 99.93% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 58 0.03% 99.97% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 61 0.03% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 63213 37.25% 37.25% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 21011 12.38% 49.64% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 39930 23.53% 73.17% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 40650 23.96% 97.13% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 3306 1.95% 99.07% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1205 0.71% 99.78% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 253 0.15% 99.93% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 53 0.03% 99.97% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 59 0.03% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 176992 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 169680 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 20 6.43% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 6.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 81 26.05% 32.48% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 210 67.52% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 17 5.76% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 5.76% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 68 23.05% 28.81% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 210 71.19% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 132190 47.62% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.62% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 99212 35.74% 83.36% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 46181 16.64% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 118248 48.38% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.38% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 87044 35.61% 83.99% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 39139 16.01% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 277583 # Type of FU issued -system.cpu1.iq.rate 1.526868 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 311 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.001120 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 732616 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 294445 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 275571 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.FU_type_0::total 244431 # Type of FU issued +system.cpu1.iq.rate 1.404098 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 295 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.001207 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 658925 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 259421 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 242675 # Number of integer instruction queue wakeup accesses system.cpu1.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu1.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu1.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 277894 # Number of integer alu accesses +system.cpu1.iq.int_alu_accesses 244726 # Number of integer alu accesses system.cpu1.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 41481 # Number of loads that had data forwarded from stores +system.cpu1.iew.lsq.thread0.forwLoads 34549 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 2645 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 7 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 40 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 1604 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 2395 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 45 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 1432 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu1.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu1.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 2727 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 837 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 60 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 328541 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 420 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 96301 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 46898 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 1140 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 60 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewSquashCycles 2348 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 954 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 69 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 289058 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 345 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 83196 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 39822 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 1054 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 70 # Number of times the IQ has become full, causing a stall system.cpu1.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 40 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 494 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 1175 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 1669 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 276246 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 95320 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 1337 # Number of squashed instructions skipped in execute +system.cpu1.iew.memOrderViolationEvents 45 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 455 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 930 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 1385 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 243269 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 82226 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 1162 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 46466 # number of nop insts executed -system.cpu1.iew.exec_refs 141403 # number of memory reference insts executed -system.cpu1.iew.exec_branches 55896 # Number of branches executed -system.cpu1.iew.exec_stores 46083 # Number of stores executed -system.cpu1.iew.exec_rate 1.519513 # Inst execution rate -system.cpu1.iew.wb_sent 275857 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 275571 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 158251 # num instructions producing a value -system.cpu1.iew.wb_consumers 163120 # num instructions consuming a value +system.cpu1.iew.exec_nop 40452 # number of nop insts executed +system.cpu1.iew.exec_refs 121286 # number of memory reference insts executed +system.cpu1.iew.exec_branches 49717 # Number of branches executed +system.cpu1.iew.exec_stores 39060 # Number of stores executed +system.cpu1.iew.exec_rate 1.397423 # Inst execution rate +system.cpu1.iew.wb_sent 242942 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 242675 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 138073 # num instructions producing a value +system.cpu1.iew.wb_consumers 142763 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 1.515800 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.970151 # average fanout of values written-back +system.cpu1.iew.wb_rate 1.394011 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.967148 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 14237 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 4286 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 1500 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 168046 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 1.870327 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 2.085151 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 12362 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 5245 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 1268 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 161217 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 1.716302 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 2.045846 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 57008 33.92% 33.92% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 53849 32.04% 65.97% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 6186 3.68% 69.65% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 5193 3.09% 72.74% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 1537 0.91% 73.65% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 41906 24.94% 98.59% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 558 0.33% 98.92% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 997 0.59% 99.52% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 812 0.48% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 62248 38.61% 38.61% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 47764 29.63% 68.24% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 6052 3.75% 71.99% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 6179 3.83% 75.83% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 1571 0.97% 76.80% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 35062 21.75% 98.55% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 510 0.32% 98.86% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 1010 0.63% 99.49% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 821 0.51% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 168046 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 314301 # Number of instructions committed -system.cpu1.commit.committedOps 314301 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 161217 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 276697 # Number of instructions committed +system.cpu1.commit.committedOps 276697 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 138950 # Number of memory references committed -system.cpu1.commit.loads 93656 # Number of loads committed -system.cpu1.commit.membars 3574 # Number of memory barriers committed -system.cpu1.commit.branches 54833 # Number of branches committed +system.cpu1.commit.refs 119191 # Number of memory references committed +system.cpu1.commit.loads 80801 # Number of loads committed +system.cpu1.commit.membars 4532 # Number of memory barriers committed +system.cpu1.commit.branches 48885 # Number of branches committed system.cpu1.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 215906 # Number of committed integer instructions. +system.cpu1.commit.int_insts 190199 # Number of committed integer instructions. system.cpu1.commit.function_calls 322 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 812 # number cycles where commit BW limit reached +system.cpu1.commit.bw_lim_events 821 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 495185 # The number of ROB reads -system.cpu1.rob.rob_writes 659817 # The number of ROB writes -system.cpu1.timesIdled 221 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 4807 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 35556 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 265102 # Number of Instructions Simulated -system.cpu1.committedOps 265102 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 265102 # Number of Instructions Simulated -system.cpu1.cpi 0.685770 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 0.685770 # CPI: Total CPI of All Threads -system.cpu1.ipc 1.458215 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 1.458215 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 483798 # number of integer regfile reads -system.cpu1.int_regfile_writes 224930 # number of integer regfile writes +system.cpu1.rob.rob_reads 448868 # The number of ROB reads +system.cpu1.rob.rob_writes 580470 # The number of ROB writes +system.cpu1.timesIdled 225 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 4404 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 35576 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 232489 # Number of Instructions Simulated +system.cpu1.committedOps 232489 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 232489 # Number of Instructions Simulated +system.cpu1.cpi 0.748784 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 0.748784 # CPI: Total CPI of All Threads +system.cpu1.ipc 1.335499 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 1.335499 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 422509 # number of integer regfile reads +system.cpu1.int_regfile_writes 197149 # number of integer regfile writes system.cpu1.fp_regfile_writes 64 # number of floating regfile writes -system.cpu1.misc_regfile_reads 143054 # number of misc regfile reads +system.cpu1.misc_regfile_reads 122869 # number of misc regfile reads system.cpu1.misc_regfile_writes 646 # number of misc regfile writes -system.cpu1.icache.replacements 321 # number of replacements -system.cpu1.icache.tagsinuse 91.372145 # Cycle average of tags in use -system.cpu1.icache.total_refs 16670 # Total number of references to valid blocks. -system.cpu1.icache.sampled_refs 436 # Sample count of references to valid blocks. -system.cpu1.icache.avg_refs 38.233945 # Average number of references to valid blocks. +system.cpu1.icache.replacements 317 # number of replacements +system.cpu1.icache.tagsinuse 85.783317 # Cycle average of tags in use +system.cpu1.icache.total_refs 18178 # Total number of references to valid blocks. +system.cpu1.icache.sampled_refs 425 # Sample count of references to valid blocks. +system.cpu1.icache.avg_refs 42.771765 # Average number of references to valid blocks. system.cpu1.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.icache.occ_blocks::cpu1.inst 91.372145 # Average occupied blocks per requestor -system.cpu1.icache.occ_percent::cpu1.inst 0.178461 # Average percentage of cache occupancy -system.cpu1.icache.occ_percent::total 0.178461 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::cpu1.inst 16670 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 16670 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 16670 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 16670 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 16670 # number of overall hits -system.cpu1.icache.overall_hits::total 16670 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 510 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 510 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 510 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 510 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 510 # number of overall misses -system.cpu1.icache.overall_misses::total 510 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 10781500 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 10781500 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 10781500 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 10781500 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 10781500 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 10781500 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 17180 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 17180 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 17180 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 17180 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 17180 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 17180 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.029686 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.029686 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.029686 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.029686 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.029686 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.029686 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 21140.196078 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 21140.196078 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 21140.196078 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 21140.196078 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 21140.196078 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 21140.196078 # average overall miss latency +system.cpu1.icache.occ_blocks::cpu1.inst 85.783317 # Average occupied blocks per requestor +system.cpu1.icache.occ_percent::cpu1.inst 0.167546 # Average percentage of cache occupancy +system.cpu1.icache.occ_percent::total 0.167546 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::cpu1.inst 18178 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 18178 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 18178 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 18178 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 18178 # number of overall hits +system.cpu1.icache.overall_hits::total 18178 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 482 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 482 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 482 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 482 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 482 # number of overall misses +system.cpu1.icache.overall_misses::total 482 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 9898500 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 9898500 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 9898500 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 9898500 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 9898500 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 9898500 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 18660 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 18660 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 18660 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 18660 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 18660 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 18660 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.025831 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.025831 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.025831 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.025831 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.025831 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.025831 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 20536.307054 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 20536.307054 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 20536.307054 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 20536.307054 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 20536.307054 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 20536.307054 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 44 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 1 # number of cycles access was blocked @@ -1007,106 +1006,106 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs 44 system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 74 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 74 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 74 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 74 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 436 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 436 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 436 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 436 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 436 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 436 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 8808000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 8808000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 8808000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 8808000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 8808000 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 8808000 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.025378 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.025378 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.025378 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.025378 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.025378 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.025378 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 20201.834862 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20201.834862 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 20201.834862 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 20201.834862 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 20201.834862 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 20201.834862 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 57 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 57 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 57 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 57 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 57 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 57 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 425 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 425 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 425 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 425 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 425 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 425 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 8055000 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 8055000 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 8055000 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 8055000 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 8055000 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 8055000 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.022776 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.022776 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.022776 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.022776 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.022776 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.022776 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 18952.941176 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18952.941176 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 18952.941176 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 18952.941176 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 18952.941176 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 18952.941176 # average overall mshr miss latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dcache.replacements 0 # number of replacements -system.cpu1.dcache.tagsinuse 27.445610 # Cycle average of tags in use -system.cpu1.dcache.total_refs 51579 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 29 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 1778.586207 # Average number of references to valid blocks. +system.cpu1.dcache.tagsinuse 27.224773 # Cycle average of tags in use +system.cpu1.dcache.total_refs 44406 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 28 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 1585.928571 # Average number of references to valid blocks. system.cpu1.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::cpu1.data 27.445610 # Average occupied blocks per requestor -system.cpu1.dcache.occ_percent::cpu1.data 0.053605 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::total 0.053605 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 53407 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 53407 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 45083 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 45083 # number of WriteReq hits -system.cpu1.dcache.SwapReq_hits::cpu1.data 12 # number of SwapReq hits -system.cpu1.dcache.SwapReq_hits::total 12 # number of SwapReq hits -system.cpu1.dcache.demand_hits::cpu1.data 98490 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 98490 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 98490 # number of overall hits -system.cpu1.dcache.overall_hits::total 98490 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 415 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 415 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 145 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 145 # number of WriteReq misses -system.cpu1.dcache.SwapReq_misses::cpu1.data 54 # number of SwapReq misses -system.cpu1.dcache.SwapReq_misses::total 54 # number of SwapReq misses -system.cpu1.dcache.demand_misses::cpu1.data 560 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 560 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 560 # number of overall misses -system.cpu1.dcache.overall_misses::total 560 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6026000 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 6026000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 3157000 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 3157000 # number of WriteReq miss cycles -system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 555500 # number of SwapReq miss cycles -system.cpu1.dcache.SwapReq_miss_latency::total 555500 # number of SwapReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 9183000 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 9183000 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 9183000 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 9183000 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 53822 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 53822 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 45228 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 45228 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.SwapReq_accesses::cpu1.data 66 # number of SwapReq accesses(hits+misses) -system.cpu1.dcache.SwapReq_accesses::total 66 # number of SwapReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 99050 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 99050 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 99050 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 99050 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.007711 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.007711 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.003206 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.003206 # miss rate for WriteReq accesses -system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.818182 # miss rate for SwapReq accesses -system.cpu1.dcache.SwapReq_miss_rate::total 0.818182 # miss rate for SwapReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.005654 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.005654 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.005654 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.005654 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14520.481928 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 14520.481928 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21772.413793 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 21772.413793 # average WriteReq miss latency -system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 10287.037037 # average SwapReq miss latency -system.cpu1.dcache.SwapReq_avg_miss_latency::total 10287.037037 # average SwapReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16398.214286 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 16398.214286 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16398.214286 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 16398.214286 # average overall miss latency +system.cpu1.dcache.occ_blocks::cpu1.data 27.224773 # Average occupied blocks per requestor +system.cpu1.dcache.occ_percent::cpu1.data 0.053173 # Average percentage of cache occupancy +system.cpu1.dcache.occ_percent::total 0.053173 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 47254 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 47254 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 38186 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 38186 # number of WriteReq hits +system.cpu1.dcache.SwapReq_hits::cpu1.data 14 # number of SwapReq hits +system.cpu1.dcache.SwapReq_hits::total 14 # number of SwapReq hits +system.cpu1.dcache.demand_hits::cpu1.data 85440 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 85440 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 85440 # number of overall hits +system.cpu1.dcache.overall_hits::total 85440 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 407 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 407 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 137 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 137 # number of WriteReq misses +system.cpu1.dcache.SwapReq_misses::cpu1.data 53 # number of SwapReq misses +system.cpu1.dcache.SwapReq_misses::total 53 # number of SwapReq misses +system.cpu1.dcache.demand_misses::cpu1.data 544 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 544 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 544 # number of overall misses +system.cpu1.dcache.overall_misses::total 544 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6159500 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 6159500 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 2649500 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 2649500 # number of WriteReq miss cycles +system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 528500 # number of SwapReq miss cycles +system.cpu1.dcache.SwapReq_miss_latency::total 528500 # number of SwapReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 8809000 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 8809000 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 8809000 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 8809000 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 47661 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 47661 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 38323 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 38323 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.SwapReq_accesses::cpu1.data 67 # number of SwapReq accesses(hits+misses) +system.cpu1.dcache.SwapReq_accesses::total 67 # number of SwapReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 85984 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 85984 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 85984 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 85984 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.008539 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.008539 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.003575 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.003575 # miss rate for WriteReq accesses +system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.791045 # miss rate for SwapReq accesses +system.cpu1.dcache.SwapReq_miss_rate::total 0.791045 # miss rate for SwapReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.006327 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.006327 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.006327 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.006327 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15133.906634 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 15133.906634 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 19339.416058 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 19339.416058 # average WriteReq miss latency +system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 9971.698113 # average SwapReq miss latency +system.cpu1.dcache.SwapReq_avg_miss_latency::total 9971.698113 # average SwapReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16193.014706 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 16193.014706 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16193.014706 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 16193.014706 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1115,364 +1114,364 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 257 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 257 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 37 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 37 # number of WriteReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 294 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 294 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 294 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 294 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 158 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 158 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 108 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 108 # number of WriteReq MSHR misses -system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 54 # number of SwapReq MSHR misses -system.cpu1.dcache.SwapReq_mshr_misses::total 54 # number of SwapReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 266 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 266 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 266 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 266 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1540500 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1540500 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1377000 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1377000 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 447500 # number of SwapReq MSHR miss cycles -system.cpu1.dcache.SwapReq_mshr_miss_latency::total 447500 # number of SwapReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2917500 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2917500 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2917500 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2917500 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.002936 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.002936 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.002388 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.002388 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.818182 # mshr miss rate for SwapReq accesses -system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.818182 # mshr miss rate for SwapReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.002686 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.002686 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.002686 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.002686 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 9750 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 9750 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12750 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12750 # average WriteReq mshr miss latency -system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 8287.037037 # average SwapReq mshr miss latency -system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 8287.037037 # average SwapReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 10968.045113 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10968.045113 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 10968.045113 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10968.045113 # average overall mshr miss latency +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 252 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 252 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 32 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 32 # number of WriteReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 284 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 284 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 284 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 284 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 155 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 155 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 105 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 105 # number of WriteReq MSHR misses +system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 53 # number of SwapReq MSHR misses +system.cpu1.dcache.SwapReq_mshr_misses::total 53 # number of SwapReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 260 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 260 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 260 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 260 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1530000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1530000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1383500 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1383500 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 422500 # number of SwapReq MSHR miss cycles +system.cpu1.dcache.SwapReq_mshr_miss_latency::total 422500 # number of SwapReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2913500 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 2913500 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2913500 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 2913500 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003252 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003252 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.002740 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.002740 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.791045 # mshr miss rate for SwapReq accesses +system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.791045 # mshr miss rate for SwapReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.003024 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.003024 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.003024 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.003024 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 9870.967742 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 9870.967742 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 13176.190476 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13176.190476 # average WriteReq mshr miss latency +system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 7971.698113 # average SwapReq mshr miss latency +system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 7971.698113 # average SwapReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11205.769231 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11205.769231 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11205.769231 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11205.769231 # average overall mshr miss latency system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu2.numCycles 181474 # number of cpu cycles simulated +system.cpu2.numCycles 173759 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.BPredUnit.lookups 55930 # Number of BP lookups -system.cpu2.BPredUnit.condPredicted 52799 # Number of conditional branches predicted -system.cpu2.BPredUnit.condIncorrect 1548 # Number of conditional branches incorrect -system.cpu2.BPredUnit.BTBLookups 49143 # Number of BTB lookups -system.cpu2.BPredUnit.BTBHits 48122 # Number of BTB hits +system.cpu2.BPredUnit.lookups 43658 # Number of BP lookups +system.cpu2.BPredUnit.condPredicted 40905 # Number of conditional branches predicted +system.cpu2.BPredUnit.condIncorrect 1282 # Number of conditional branches incorrect +system.cpu2.BPredUnit.BTBLookups 37514 # Number of BTB lookups +system.cpu2.BPredUnit.BTBHits 36718 # Number of BTB hits system.cpu2.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.BPredUnit.usedRAS 857 # Number of times the RAS was used to get a target. +system.cpu2.BPredUnit.usedRAS 654 # Number of times the RAS was used to get a target. system.cpu2.BPredUnit.RASInCorrect 232 # Number of incorrect RAS predictions. -system.cpu2.fetch.icacheStallCycles 28647 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 313051 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 55930 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 48979 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 109339 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 4440 # Number of cycles fetch has spent squashing -system.cpu2.fetch.BlockedCycles 31939 # Number of cycles fetch has spent blocked +system.cpu2.fetch.icacheStallCycles 33388 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 235313 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 43658 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 37372 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 88227 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 3786 # Number of cycles fetch has spent squashing +system.cpu2.fetch.BlockedCycles 41179 # Number of cycles fetch has spent blocked system.cpu2.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.NoActiveThreadStallCycles 6238 # Number of stall cycles due to no active thread to fetch from -system.cpu2.fetch.PendingTrapStallCycles 1022 # Number of stall cycles due to pending traps -system.cpu2.fetch.CacheLines 20302 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 327 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.rateDist::samples 180005 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.739124 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.167787 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.NoActiveThreadStallCycles 6107 # Number of stall cycles due to no active thread to fetch from +system.cpu2.fetch.PendingTrapStallCycles 690 # Number of stall cycles due to pending traps +system.cpu2.fetch.CacheLines 25041 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 268 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.rateDist::samples 172022 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.367924 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 2.005612 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 70666 39.26% 39.26% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 55453 30.81% 70.06% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 6160 3.42% 73.49% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 3207 1.78% 75.27% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 684 0.38% 75.65% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 38160 21.20% 96.85% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 1206 0.67% 97.52% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 867 0.48% 98.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 3602 2.00% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 83795 48.71% 48.71% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 46271 26.90% 75.61% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 8744 5.08% 80.69% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 3171 1.84% 82.54% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 732 0.43% 82.96% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 24119 14.02% 96.98% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 1119 0.65% 97.63% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 764 0.44% 98.08% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 3307 1.92% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 180005 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.308198 # Number of branch fetches per cycle -system.cpu2.fetch.rate 1.725046 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 34354 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 28279 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 103112 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 5207 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 2815 # Number of cycles decode is squashing -system.cpu2.decode.DecodedInsts 308841 # Number of instructions handled by decode -system.cpu2.rename.SquashCycles 2815 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 35130 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 15148 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 12314 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 98150 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 10210 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 306064 # Number of instructions processed by rename -system.cpu2.rename.IQFullEvents 5 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LSQFullEvents 44 # Number of times rename has blocked due to LSQ full -system.cpu2.rename.RenamedOperands 214486 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 588858 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 588858 # Number of integer rename lookups -system.cpu2.rename.CommittedMaps 198873 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 15613 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 1249 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 1373 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 13264 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 87101 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 41559 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 41593 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 36327 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 253620 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 6426 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 255375 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 71 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 12537 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 11608 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 622 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 180005 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 1.418711 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.312032 # Number of insts issued each cycle +system.cpu2.fetch.rateDist::total 172022 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.251256 # Number of branch fetches per cycle +system.cpu2.fetch.rate 1.354249 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 40935 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 35177 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 79843 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 7534 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 2426 # Number of cycles decode is squashing +system.cpu2.decode.DecodedInsts 231751 # Number of instructions handled by decode +system.cpu2.rename.SquashCycles 2426 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 41648 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 22387 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 11999 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 72579 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 14876 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 229374 # Number of instructions processed by rename +system.cpu2.rename.IQFullEvents 1 # Number of times rename has blocked due to IQ full +system.cpu2.rename.LSQFullEvents 35 # Number of times rename has blocked due to LSQ full +system.cpu2.rename.RenamedOperands 158064 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 425055 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 425055 # Number of integer rename lookups +system.cpu2.rename.CommittedMaps 145196 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 12868 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 1106 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 1225 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 17601 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 61347 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 27349 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 30218 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 22307 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 186544 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 8963 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 190992 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 109 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 11074 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 10969 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 650 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 172022 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 1.110277 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 1.273783 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 68069 37.82% 37.82% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 23048 12.80% 50.62% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 41620 23.12% 73.74% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 42277 23.49% 97.23% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 3294 1.83% 99.06% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 1277 0.71% 99.77% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 306 0.17% 99.94% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 53 0.03% 99.97% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 61 0.03% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 81441 47.34% 47.34% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 30126 17.51% 64.86% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 27409 15.93% 80.79% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 28202 16.39% 97.18% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 3303 1.92% 99.10% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 1178 0.68% 99.79% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 256 0.15% 99.94% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 52 0.03% 99.97% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 55 0.03% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 180005 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 172022 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 21 7.02% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 7.02% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 68 22.74% 29.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 210 70.23% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 11 3.83% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 66 23.00% 26.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 210 73.17% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 123049 48.18% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.18% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 91506 35.83% 84.02% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 40820 15.98% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 96218 50.38% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 50.38% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 68109 35.66% 86.04% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 26665 13.96% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 255375 # Type of FU issued -system.cpu2.iq.rate 1.407226 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 299 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.001171 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 691125 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 272626 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 253322 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.FU_type_0::total 190992 # Type of FU issued +system.cpu2.iq.rate 1.099178 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 287 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.001503 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 554402 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 206628 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 189208 # Number of integer instruction queue wakeup accesses system.cpu2.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu2.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu2.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 255674 # Number of integer alu accesses +system.cpu2.iq.int_alu_accesses 191279 # Number of integer alu accesses system.cpu2.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 36105 # Number of loads that had data forwarded from stores +system.cpu2.iew.lsq.thread0.forwLoads 22028 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 2679 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 7 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 43 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 1636 # Number of stores squashed +system.cpu2.iew.lsq.thread0.squashedLoads 2518 # Number of loads squashed +system.cpu2.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 47 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 1460 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu2.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu2.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 2815 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 752 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 48 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 302670 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 388 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 87101 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 41559 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 1159 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 48 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewSquashCycles 2426 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 904 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 54 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 226591 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 328 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 61347 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 27349 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 1066 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 54 # Number of times the IQ has become full, causing a stall system.cpu2.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 43 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 509 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 1214 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 1723 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 254008 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 86102 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 1367 # Number of squashed instructions skipped in execute +system.cpu2.iew.memOrderViolationEvents 47 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 465 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 929 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 1394 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 189816 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 60231 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 1176 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 42624 # number of nop insts executed -system.cpu2.iew.exec_refs 126828 # number of memory reference insts executed -system.cpu2.iew.exec_branches 52054 # Number of branches executed -system.cpu2.iew.exec_stores 40726 # Number of stores executed -system.cpu2.iew.exec_rate 1.399694 # Inst execution rate -system.cpu2.iew.wb_sent 253605 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 253322 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 143679 # num instructions producing a value -system.cpu2.iew.wb_consumers 148564 # num instructions consuming a value +system.cpu2.iew.exec_nop 31084 # number of nop insts executed +system.cpu2.iew.exec_refs 86812 # number of memory reference insts executed +system.cpu2.iew.exec_branches 40244 # Number of branches executed +system.cpu2.iew.exec_stores 26581 # Number of stores executed +system.cpu2.iew.exec_rate 1.092410 # Inst execution rate +system.cpu2.iew.wb_sent 189478 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 189208 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 103581 # num instructions producing a value +system.cpu2.iew.wb_consumers 108246 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 1.395913 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.967119 # average fanout of values written-back +system.cpu2.iew.wb_rate 1.088911 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.956904 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 14523 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 5804 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 1548 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 170953 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 1.685416 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 2.035354 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 12701 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 8313 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 1282 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 163490 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 1.308153 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 1.875243 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 67602 39.54% 39.54% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 50009 29.25% 68.80% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 6225 3.64% 72.44% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 6684 3.91% 76.35% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 1541 0.90% 77.25% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 36526 21.37% 98.62% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 553 0.32% 98.94% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 1000 0.58% 99.52% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 813 0.48% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 83402 51.01% 51.01% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 38322 23.44% 74.45% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 6091 3.73% 78.18% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 9201 5.63% 83.81% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 1555 0.95% 84.76% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 22612 13.83% 98.59% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 481 0.29% 98.88% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 1011 0.62% 99.50% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 815 0.50% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 170953 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 288127 # Number of instructions committed -system.cpu2.commit.committedOps 288127 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 163490 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 213870 # Number of instructions committed +system.cpu2.commit.committedOps 213870 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 124345 # Number of memory references committed -system.cpu2.commit.loads 84422 # Number of loads committed -system.cpu2.commit.membars 5089 # Number of memory barriers committed -system.cpu2.commit.branches 50979 # Number of branches committed +system.cpu2.commit.refs 84718 # Number of memory references committed +system.cpu2.commit.loads 58829 # Number of loads committed +system.cpu2.commit.membars 7592 # Number of memory barriers committed +system.cpu2.commit.branches 39438 # Number of branches committed system.cpu2.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 197443 # Number of committed integer instructions. +system.cpu2.commit.int_insts 146274 # Number of committed integer instructions. system.cpu2.commit.function_calls 322 # Number of function calls committed. -system.cpu2.commit.bw_lim_events 813 # number cycles where commit BW limit reached +system.cpu2.commit.bw_lim_events 815 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 472203 # The number of ROB reads -system.cpu2.rob.rob_writes 608127 # The number of ROB writes -system.cpu2.timesIdled 210 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 1469 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 35881 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 241270 # Number of Instructions Simulated -system.cpu2.committedOps 241270 # Number of Ops (including micro ops) Simulated -system.cpu2.committedInsts_total 241270 # Number of Instructions Simulated -system.cpu2.cpi 0.752161 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 0.752161 # CPI: Total CPI of All Threads -system.cpu2.ipc 1.329502 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 1.329502 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 440107 # number of integer regfile reads -system.cpu2.int_regfile_writes 204983 # number of integer regfile writes +system.cpu2.rob.rob_reads 388659 # The number of ROB reads +system.cpu2.rob.rob_writes 455572 # The number of ROB writes +system.cpu2.timesIdled 220 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 1737 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 35901 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 176057 # Number of Instructions Simulated +system.cpu2.committedOps 176057 # Number of Ops (including micro ops) Simulated +system.cpu2.committedInsts_total 176057 # Number of Instructions Simulated +system.cpu2.cpi 0.986947 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 0.986947 # CPI: Total CPI of All Threads +system.cpu2.ipc 1.013225 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 1.013225 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 319017 # number of integer regfile reads +system.cpu2.int_regfile_writes 150022 # number of integer regfile writes system.cpu2.fp_regfile_writes 64 # number of floating regfile writes -system.cpu2.misc_regfile_reads 128465 # number of misc regfile reads +system.cpu2.misc_regfile_reads 88362 # number of misc regfile reads system.cpu2.misc_regfile_writes 646 # number of misc regfile writes -system.cpu2.icache.replacements 323 # number of replacements -system.cpu2.icache.tagsinuse 83.164978 # Cycle average of tags in use -system.cpu2.icache.total_refs 19795 # Total number of references to valid blocks. -system.cpu2.icache.sampled_refs 438 # Sample count of references to valid blocks. -system.cpu2.icache.avg_refs 45.194064 # Average number of references to valid blocks. +system.cpu2.icache.replacements 319 # number of replacements +system.cpu2.icache.tagsinuse 80.119670 # Cycle average of tags in use +system.cpu2.icache.total_refs 24566 # Total number of references to valid blocks. +system.cpu2.icache.sampled_refs 429 # Sample count of references to valid blocks. +system.cpu2.icache.avg_refs 57.263403 # Average number of references to valid blocks. system.cpu2.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu2.icache.occ_blocks::cpu2.inst 83.164978 # Average occupied blocks per requestor -system.cpu2.icache.occ_percent::cpu2.inst 0.162432 # Average percentage of cache occupancy -system.cpu2.icache.occ_percent::total 0.162432 # Average percentage of cache occupancy -system.cpu2.icache.ReadReq_hits::cpu2.inst 19795 # number of ReadReq hits -system.cpu2.icache.ReadReq_hits::total 19795 # number of ReadReq hits -system.cpu2.icache.demand_hits::cpu2.inst 19795 # number of demand (read+write) hits -system.cpu2.icache.demand_hits::total 19795 # number of demand (read+write) hits -system.cpu2.icache.overall_hits::cpu2.inst 19795 # number of overall hits -system.cpu2.icache.overall_hits::total 19795 # number of overall hits -system.cpu2.icache.ReadReq_misses::cpu2.inst 507 # number of ReadReq misses -system.cpu2.icache.ReadReq_misses::total 507 # number of ReadReq misses -system.cpu2.icache.demand_misses::cpu2.inst 507 # number of demand (read+write) misses -system.cpu2.icache.demand_misses::total 507 # number of demand (read+write) misses -system.cpu2.icache.overall_misses::cpu2.inst 507 # number of overall misses -system.cpu2.icache.overall_misses::total 507 # number of overall misses -system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 6587500 # number of ReadReq miss cycles -system.cpu2.icache.ReadReq_miss_latency::total 6587500 # number of ReadReq miss cycles -system.cpu2.icache.demand_miss_latency::cpu2.inst 6587500 # number of demand (read+write) miss cycles -system.cpu2.icache.demand_miss_latency::total 6587500 # number of demand (read+write) miss cycles -system.cpu2.icache.overall_miss_latency::cpu2.inst 6587500 # number of overall miss cycles -system.cpu2.icache.overall_miss_latency::total 6587500 # number of overall miss cycles -system.cpu2.icache.ReadReq_accesses::cpu2.inst 20302 # number of ReadReq accesses(hits+misses) -system.cpu2.icache.ReadReq_accesses::total 20302 # number of ReadReq accesses(hits+misses) -system.cpu2.icache.demand_accesses::cpu2.inst 20302 # number of demand (read+write) accesses -system.cpu2.icache.demand_accesses::total 20302 # number of demand (read+write) accesses -system.cpu2.icache.overall_accesses::cpu2.inst 20302 # number of overall (read+write) accesses -system.cpu2.icache.overall_accesses::total 20302 # number of overall (read+write) accesses -system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.024973 # miss rate for ReadReq accesses -system.cpu2.icache.ReadReq_miss_rate::total 0.024973 # miss rate for ReadReq accesses -system.cpu2.icache.demand_miss_rate::cpu2.inst 0.024973 # miss rate for demand accesses -system.cpu2.icache.demand_miss_rate::total 0.024973 # miss rate for demand accesses -system.cpu2.icache.overall_miss_rate::cpu2.inst 0.024973 # miss rate for overall accesses -system.cpu2.icache.overall_miss_rate::total 0.024973 # miss rate for overall accesses -system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 12993.096647 # average ReadReq miss latency -system.cpu2.icache.ReadReq_avg_miss_latency::total 12993.096647 # average ReadReq miss latency -system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 12993.096647 # average overall miss latency -system.cpu2.icache.demand_avg_miss_latency::total 12993.096647 # average overall miss latency -system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 12993.096647 # average overall miss latency -system.cpu2.icache.overall_avg_miss_latency::total 12993.096647 # average overall miss latency +system.cpu2.icache.occ_blocks::cpu2.inst 80.119670 # Average occupied blocks per requestor +system.cpu2.icache.occ_percent::cpu2.inst 0.156484 # Average percentage of cache occupancy +system.cpu2.icache.occ_percent::total 0.156484 # Average percentage of cache occupancy +system.cpu2.icache.ReadReq_hits::cpu2.inst 24566 # number of ReadReq hits +system.cpu2.icache.ReadReq_hits::total 24566 # number of ReadReq hits +system.cpu2.icache.demand_hits::cpu2.inst 24566 # number of demand (read+write) hits +system.cpu2.icache.demand_hits::total 24566 # number of demand (read+write) hits +system.cpu2.icache.overall_hits::cpu2.inst 24566 # number of overall hits +system.cpu2.icache.overall_hits::total 24566 # number of overall hits +system.cpu2.icache.ReadReq_misses::cpu2.inst 475 # number of ReadReq misses +system.cpu2.icache.ReadReq_misses::total 475 # number of ReadReq misses +system.cpu2.icache.demand_misses::cpu2.inst 475 # number of demand (read+write) misses +system.cpu2.icache.demand_misses::total 475 # number of demand (read+write) misses +system.cpu2.icache.overall_misses::cpu2.inst 475 # number of overall misses +system.cpu2.icache.overall_misses::total 475 # number of overall misses +system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 6356500 # number of ReadReq miss cycles +system.cpu2.icache.ReadReq_miss_latency::total 6356500 # number of ReadReq miss cycles +system.cpu2.icache.demand_miss_latency::cpu2.inst 6356500 # number of demand (read+write) miss cycles +system.cpu2.icache.demand_miss_latency::total 6356500 # number of demand (read+write) miss cycles +system.cpu2.icache.overall_miss_latency::cpu2.inst 6356500 # number of overall miss cycles +system.cpu2.icache.overall_miss_latency::total 6356500 # number of overall miss cycles +system.cpu2.icache.ReadReq_accesses::cpu2.inst 25041 # number of ReadReq accesses(hits+misses) +system.cpu2.icache.ReadReq_accesses::total 25041 # number of ReadReq accesses(hits+misses) +system.cpu2.icache.demand_accesses::cpu2.inst 25041 # number of demand (read+write) accesses +system.cpu2.icache.demand_accesses::total 25041 # number of demand (read+write) accesses +system.cpu2.icache.overall_accesses::cpu2.inst 25041 # number of overall (read+write) accesses +system.cpu2.icache.overall_accesses::total 25041 # number of overall (read+write) accesses +system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.018969 # miss rate for ReadReq accesses +system.cpu2.icache.ReadReq_miss_rate::total 0.018969 # miss rate for ReadReq accesses +system.cpu2.icache.demand_miss_rate::cpu2.inst 0.018969 # miss rate for demand accesses +system.cpu2.icache.demand_miss_rate::total 0.018969 # miss rate for demand accesses +system.cpu2.icache.overall_miss_rate::cpu2.inst 0.018969 # miss rate for overall accesses +system.cpu2.icache.overall_miss_rate::total 0.018969 # miss rate for overall accesses +system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 13382.105263 # average ReadReq miss latency +system.cpu2.icache.ReadReq_avg_miss_latency::total 13382.105263 # average ReadReq miss latency +system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 13382.105263 # average overall miss latency +system.cpu2.icache.demand_avg_miss_latency::total 13382.105263 # average overall miss latency +system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 13382.105263 # average overall miss latency +system.cpu2.icache.overall_avg_miss_latency::total 13382.105263 # average overall miss latency system.cpu2.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu2.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1481,106 +1480,106 @@ system.cpu2.icache.avg_blocked_cycles::no_mshrs nan system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu2.icache.fast_writes 0 # number of fast writes performed system.cpu2.icache.cache_copies 0 # number of cache copies performed -system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst 69 # number of ReadReq MSHR hits -system.cpu2.icache.ReadReq_mshr_hits::total 69 # number of ReadReq MSHR hits -system.cpu2.icache.demand_mshr_hits::cpu2.inst 69 # number of demand (read+write) MSHR hits -system.cpu2.icache.demand_mshr_hits::total 69 # number of demand (read+write) MSHR hits -system.cpu2.icache.overall_mshr_hits::cpu2.inst 69 # number of overall MSHR hits -system.cpu2.icache.overall_mshr_hits::total 69 # number of overall MSHR hits -system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 438 # number of ReadReq MSHR misses -system.cpu2.icache.ReadReq_mshr_misses::total 438 # number of ReadReq MSHR misses -system.cpu2.icache.demand_mshr_misses::cpu2.inst 438 # number of demand (read+write) MSHR misses -system.cpu2.icache.demand_mshr_misses::total 438 # number of demand (read+write) MSHR misses -system.cpu2.icache.overall_mshr_misses::cpu2.inst 438 # number of overall MSHR misses -system.cpu2.icache.overall_mshr_misses::total 438 # number of overall MSHR misses -system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 5265000 # number of ReadReq MSHR miss cycles -system.cpu2.icache.ReadReq_mshr_miss_latency::total 5265000 # number of ReadReq MSHR miss cycles -system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 5265000 # number of demand (read+write) MSHR miss cycles -system.cpu2.icache.demand_mshr_miss_latency::total 5265000 # number of demand (read+write) MSHR miss cycles -system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 5265000 # number of overall MSHR miss cycles -system.cpu2.icache.overall_mshr_miss_latency::total 5265000 # number of overall MSHR miss cycles -system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.021574 # mshr miss rate for ReadReq accesses -system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.021574 # mshr miss rate for ReadReq accesses -system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.021574 # mshr miss rate for demand accesses -system.cpu2.icache.demand_mshr_miss_rate::total 0.021574 # mshr miss rate for demand accesses -system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.021574 # mshr miss rate for overall accesses -system.cpu2.icache.overall_mshr_miss_rate::total 0.021574 # mshr miss rate for overall accesses -system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12020.547945 # average ReadReq mshr miss latency -system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12020.547945 # average ReadReq mshr miss latency -system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 12020.547945 # average overall mshr miss latency -system.cpu2.icache.demand_avg_mshr_miss_latency::total 12020.547945 # average overall mshr miss latency -system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 12020.547945 # average overall mshr miss latency -system.cpu2.icache.overall_avg_mshr_miss_latency::total 12020.547945 # average overall mshr miss latency +system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst 46 # number of ReadReq MSHR hits +system.cpu2.icache.ReadReq_mshr_hits::total 46 # number of ReadReq MSHR hits +system.cpu2.icache.demand_mshr_hits::cpu2.inst 46 # number of demand (read+write) MSHR hits +system.cpu2.icache.demand_mshr_hits::total 46 # number of demand (read+write) MSHR hits +system.cpu2.icache.overall_mshr_hits::cpu2.inst 46 # number of overall MSHR hits +system.cpu2.icache.overall_mshr_hits::total 46 # number of overall MSHR hits +system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 429 # number of ReadReq MSHR misses +system.cpu2.icache.ReadReq_mshr_misses::total 429 # number of ReadReq MSHR misses +system.cpu2.icache.demand_mshr_misses::cpu2.inst 429 # number of demand (read+write) MSHR misses +system.cpu2.icache.demand_mshr_misses::total 429 # number of demand (read+write) MSHR misses +system.cpu2.icache.overall_mshr_misses::cpu2.inst 429 # number of overall MSHR misses +system.cpu2.icache.overall_mshr_misses::total 429 # number of overall MSHR misses +system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 5130000 # number of ReadReq MSHR miss cycles +system.cpu2.icache.ReadReq_mshr_miss_latency::total 5130000 # number of ReadReq MSHR miss cycles +system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 5130000 # number of demand (read+write) MSHR miss cycles +system.cpu2.icache.demand_mshr_miss_latency::total 5130000 # number of demand (read+write) MSHR miss cycles +system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 5130000 # number of overall MSHR miss cycles +system.cpu2.icache.overall_mshr_miss_latency::total 5130000 # number of overall MSHR miss cycles +system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.017132 # mshr miss rate for ReadReq accesses +system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.017132 # mshr miss rate for ReadReq accesses +system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.017132 # mshr miss rate for demand accesses +system.cpu2.icache.demand_mshr_miss_rate::total 0.017132 # mshr miss rate for demand accesses +system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.017132 # mshr miss rate for overall accesses +system.cpu2.icache.overall_mshr_miss_rate::total 0.017132 # mshr miss rate for overall accesses +system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11958.041958 # average ReadReq mshr miss latency +system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11958.041958 # average ReadReq mshr miss latency +system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 11958.041958 # average overall mshr miss latency +system.cpu2.icache.demand_avg_mshr_miss_latency::total 11958.041958 # average overall mshr miss latency +system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 11958.041958 # average overall mshr miss latency +system.cpu2.icache.overall_avg_mshr_miss_latency::total 11958.041958 # average overall mshr miss latency system.cpu2.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu2.dcache.replacements 0 # number of replacements -system.cpu2.dcache.tagsinuse 24.743159 # Cycle average of tags in use -system.cpu2.dcache.total_refs 46094 # Total number of references to valid blocks. -system.cpu2.dcache.sampled_refs 28 # Sample count of references to valid blocks. -system.cpu2.dcache.avg_refs 1646.214286 # Average number of references to valid blocks. +system.cpu2.dcache.tagsinuse 24.750979 # Cycle average of tags in use +system.cpu2.dcache.total_refs 32016 # Total number of references to valid blocks. +system.cpu2.dcache.sampled_refs 29 # Sample count of references to valid blocks. +system.cpu2.dcache.avg_refs 1104 # Average number of references to valid blocks. system.cpu2.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu2.dcache.occ_blocks::cpu2.data 24.743159 # Average occupied blocks per requestor -system.cpu2.dcache.occ_percent::cpu2.data 0.048326 # Average percentage of cache occupancy -system.cpu2.dcache.occ_percent::total 0.048326 # Average percentage of cache occupancy -system.cpu2.dcache.ReadReq_hits::cpu2.data 49553 # number of ReadReq hits -system.cpu2.dcache.ReadReq_hits::total 49553 # number of ReadReq hits -system.cpu2.dcache.WriteReq_hits::cpu2.data 39712 # number of WriteReq hits -system.cpu2.dcache.WriteReq_hits::total 39712 # number of WriteReq hits -system.cpu2.dcache.SwapReq_hits::cpu2.data 11 # number of SwapReq hits -system.cpu2.dcache.SwapReq_hits::total 11 # number of SwapReq hits -system.cpu2.dcache.demand_hits::cpu2.data 89265 # number of demand (read+write) hits -system.cpu2.dcache.demand_hits::total 89265 # number of demand (read+write) hits -system.cpu2.dcache.overall_hits::cpu2.data 89265 # number of overall hits -system.cpu2.dcache.overall_hits::total 89265 # number of overall hits -system.cpu2.dcache.ReadReq_misses::cpu2.data 426 # number of ReadReq misses -system.cpu2.dcache.ReadReq_misses::total 426 # number of ReadReq misses -system.cpu2.dcache.WriteReq_misses::cpu2.data 142 # number of WriteReq misses -system.cpu2.dcache.WriteReq_misses::total 142 # number of WriteReq misses -system.cpu2.dcache.SwapReq_misses::cpu2.data 58 # number of SwapReq misses -system.cpu2.dcache.SwapReq_misses::total 58 # number of SwapReq misses -system.cpu2.dcache.demand_misses::cpu2.data 568 # number of demand (read+write) misses -system.cpu2.dcache.demand_misses::total 568 # number of demand (read+write) misses -system.cpu2.dcache.overall_misses::cpu2.data 568 # number of overall misses -system.cpu2.dcache.overall_misses::total 568 # number of overall misses -system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 5684000 # number of ReadReq miss cycles -system.cpu2.dcache.ReadReq_miss_latency::total 5684000 # number of ReadReq miss cycles -system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 2389500 # number of WriteReq miss cycles -system.cpu2.dcache.WriteReq_miss_latency::total 2389500 # number of WriteReq miss cycles -system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 598500 # number of SwapReq miss cycles -system.cpu2.dcache.SwapReq_miss_latency::total 598500 # number of SwapReq miss cycles -system.cpu2.dcache.demand_miss_latency::cpu2.data 8073500 # number of demand (read+write) miss cycles -system.cpu2.dcache.demand_miss_latency::total 8073500 # number of demand (read+write) miss cycles -system.cpu2.dcache.overall_miss_latency::cpu2.data 8073500 # number of overall miss cycles -system.cpu2.dcache.overall_miss_latency::total 8073500 # number of overall miss cycles -system.cpu2.dcache.ReadReq_accesses::cpu2.data 49979 # number of ReadReq accesses(hits+misses) -system.cpu2.dcache.ReadReq_accesses::total 49979 # number of ReadReq accesses(hits+misses) -system.cpu2.dcache.WriteReq_accesses::cpu2.data 39854 # number of WriteReq accesses(hits+misses) -system.cpu2.dcache.WriteReq_accesses::total 39854 # number of WriteReq accesses(hits+misses) -system.cpu2.dcache.SwapReq_accesses::cpu2.data 69 # number of SwapReq accesses(hits+misses) -system.cpu2.dcache.SwapReq_accesses::total 69 # number of SwapReq accesses(hits+misses) -system.cpu2.dcache.demand_accesses::cpu2.data 89833 # number of demand (read+write) accesses -system.cpu2.dcache.demand_accesses::total 89833 # number of demand (read+write) accesses -system.cpu2.dcache.overall_accesses::cpu2.data 89833 # number of overall (read+write) accesses -system.cpu2.dcache.overall_accesses::total 89833 # number of overall (read+write) accesses -system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.008524 # miss rate for ReadReq accesses -system.cpu2.dcache.ReadReq_miss_rate::total 0.008524 # miss rate for ReadReq accesses -system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.003563 # miss rate for WriteReq accesses -system.cpu2.dcache.WriteReq_miss_rate::total 0.003563 # miss rate for WriteReq accesses -system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.840580 # miss rate for SwapReq accesses -system.cpu2.dcache.SwapReq_miss_rate::total 0.840580 # miss rate for SwapReq accesses -system.cpu2.dcache.demand_miss_rate::cpu2.data 0.006323 # miss rate for demand accesses -system.cpu2.dcache.demand_miss_rate::total 0.006323 # miss rate for demand accesses -system.cpu2.dcache.overall_miss_rate::cpu2.data 0.006323 # miss rate for overall accesses -system.cpu2.dcache.overall_miss_rate::total 0.006323 # miss rate for overall accesses -system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 13342.723005 # average ReadReq miss latency -system.cpu2.dcache.ReadReq_avg_miss_latency::total 13342.723005 # average ReadReq miss latency -system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 16827.464789 # average WriteReq miss latency -system.cpu2.dcache.WriteReq_avg_miss_latency::total 16827.464789 # average WriteReq miss latency -system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 10318.965517 # average SwapReq miss latency -system.cpu2.dcache.SwapReq_avg_miss_latency::total 10318.965517 # average SwapReq miss latency -system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 14213.908451 # average overall miss latency -system.cpu2.dcache.demand_avg_miss_latency::total 14213.908451 # average overall miss latency -system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 14213.908451 # average overall miss latency -system.cpu2.dcache.overall_avg_miss_latency::total 14213.908451 # average overall miss latency +system.cpu2.dcache.occ_blocks::cpu2.data 24.750979 # Average occupied blocks per requestor +system.cpu2.dcache.occ_percent::cpu2.data 0.048342 # Average percentage of cache occupancy +system.cpu2.dcache.occ_percent::total 0.048342 # Average percentage of cache occupancy +system.cpu2.dcache.ReadReq_hits::cpu2.data 37788 # number of ReadReq hits +system.cpu2.dcache.ReadReq_hits::total 37788 # number of ReadReq hits +system.cpu2.dcache.WriteReq_hits::cpu2.data 25681 # number of WriteReq hits +system.cpu2.dcache.WriteReq_hits::total 25681 # number of WriteReq hits +system.cpu2.dcache.SwapReq_hits::cpu2.data 16 # number of SwapReq hits +system.cpu2.dcache.SwapReq_hits::total 16 # number of SwapReq hits +system.cpu2.dcache.demand_hits::cpu2.data 63469 # number of demand (read+write) hits +system.cpu2.dcache.demand_hits::total 63469 # number of demand (read+write) hits +system.cpu2.dcache.overall_hits::cpu2.data 63469 # number of overall hits +system.cpu2.dcache.overall_hits::total 63469 # number of overall hits +system.cpu2.dcache.ReadReq_misses::cpu2.data 397 # number of ReadReq misses +system.cpu2.dcache.ReadReq_misses::total 397 # number of ReadReq misses +system.cpu2.dcache.WriteReq_misses::cpu2.data 133 # number of WriteReq misses +system.cpu2.dcache.WriteReq_misses::total 133 # number of WriteReq misses +system.cpu2.dcache.SwapReq_misses::cpu2.data 59 # number of SwapReq misses +system.cpu2.dcache.SwapReq_misses::total 59 # number of SwapReq misses +system.cpu2.dcache.demand_misses::cpu2.data 530 # number of demand (read+write) misses +system.cpu2.dcache.demand_misses::total 530 # number of demand (read+write) misses +system.cpu2.dcache.overall_misses::cpu2.data 530 # number of overall misses +system.cpu2.dcache.overall_misses::total 530 # number of overall misses +system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 5135500 # number of ReadReq miss cycles +system.cpu2.dcache.ReadReq_miss_latency::total 5135500 # number of ReadReq miss cycles +system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 2343500 # number of WriteReq miss cycles +system.cpu2.dcache.WriteReq_miss_latency::total 2343500 # number of WriteReq miss cycles +system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 565000 # number of SwapReq miss cycles +system.cpu2.dcache.SwapReq_miss_latency::total 565000 # number of SwapReq miss cycles +system.cpu2.dcache.demand_miss_latency::cpu2.data 7479000 # number of demand (read+write) miss cycles +system.cpu2.dcache.demand_miss_latency::total 7479000 # number of demand (read+write) miss cycles +system.cpu2.dcache.overall_miss_latency::cpu2.data 7479000 # number of overall miss cycles +system.cpu2.dcache.overall_miss_latency::total 7479000 # number of overall miss cycles +system.cpu2.dcache.ReadReq_accesses::cpu2.data 38185 # number of ReadReq accesses(hits+misses) +system.cpu2.dcache.ReadReq_accesses::total 38185 # number of ReadReq accesses(hits+misses) +system.cpu2.dcache.WriteReq_accesses::cpu2.data 25814 # number of WriteReq accesses(hits+misses) +system.cpu2.dcache.WriteReq_accesses::total 25814 # number of WriteReq accesses(hits+misses) +system.cpu2.dcache.SwapReq_accesses::cpu2.data 75 # number of SwapReq accesses(hits+misses) +system.cpu2.dcache.SwapReq_accesses::total 75 # number of SwapReq accesses(hits+misses) +system.cpu2.dcache.demand_accesses::cpu2.data 63999 # number of demand (read+write) accesses +system.cpu2.dcache.demand_accesses::total 63999 # number of demand (read+write) accesses +system.cpu2.dcache.overall_accesses::cpu2.data 63999 # number of overall (read+write) accesses +system.cpu2.dcache.overall_accesses::total 63999 # number of overall (read+write) accesses +system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.010397 # miss rate for ReadReq accesses +system.cpu2.dcache.ReadReq_miss_rate::total 0.010397 # miss rate for ReadReq accesses +system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.005152 # miss rate for WriteReq accesses +system.cpu2.dcache.WriteReq_miss_rate::total 0.005152 # miss rate for WriteReq accesses +system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.786667 # miss rate for SwapReq accesses +system.cpu2.dcache.SwapReq_miss_rate::total 0.786667 # miss rate for SwapReq accesses +system.cpu2.dcache.demand_miss_rate::cpu2.data 0.008281 # miss rate for demand accesses +system.cpu2.dcache.demand_miss_rate::total 0.008281 # miss rate for demand accesses +system.cpu2.dcache.overall_miss_rate::cpu2.data 0.008281 # miss rate for overall accesses +system.cpu2.dcache.overall_miss_rate::total 0.008281 # miss rate for overall accesses +system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 12935.768262 # average ReadReq miss latency +system.cpu2.dcache.ReadReq_avg_miss_latency::total 12935.768262 # average ReadReq miss latency +system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 17620.300752 # average WriteReq miss latency +system.cpu2.dcache.WriteReq_avg_miss_latency::total 17620.300752 # average WriteReq miss latency +system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 9576.271186 # average SwapReq miss latency +system.cpu2.dcache.SwapReq_avg_miss_latency::total 9576.271186 # average SwapReq miss latency +system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 14111.320755 # average overall miss latency +system.cpu2.dcache.demand_avg_miss_latency::total 14111.320755 # average overall miss latency +system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 14111.320755 # average overall miss latency +system.cpu2.dcache.overall_avg_miss_latency::total 14111.320755 # average overall miss latency system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1589,364 +1588,364 @@ system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu2.dcache.fast_writes 0 # number of fast writes performed system.cpu2.dcache.cache_copies 0 # number of cache copies performed -system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data 266 # number of ReadReq MSHR hits -system.cpu2.dcache.ReadReq_mshr_hits::total 266 # number of ReadReq MSHR hits -system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data 35 # number of WriteReq MSHR hits -system.cpu2.dcache.WriteReq_mshr_hits::total 35 # number of WriteReq MSHR hits -system.cpu2.dcache.demand_mshr_hits::cpu2.data 301 # number of demand (read+write) MSHR hits -system.cpu2.dcache.demand_mshr_hits::total 301 # number of demand (read+write) MSHR hits -system.cpu2.dcache.overall_mshr_hits::cpu2.data 301 # number of overall MSHR hits -system.cpu2.dcache.overall_mshr_hits::total 301 # number of overall MSHR hits -system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 160 # number of ReadReq MSHR misses -system.cpu2.dcache.ReadReq_mshr_misses::total 160 # number of ReadReq MSHR misses -system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 107 # number of WriteReq MSHR misses -system.cpu2.dcache.WriteReq_mshr_misses::total 107 # number of WriteReq MSHR misses -system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 58 # number of SwapReq MSHR misses -system.cpu2.dcache.SwapReq_mshr_misses::total 58 # number of SwapReq MSHR misses -system.cpu2.dcache.demand_mshr_misses::cpu2.data 267 # number of demand (read+write) MSHR misses -system.cpu2.dcache.demand_mshr_misses::total 267 # number of demand (read+write) MSHR misses -system.cpu2.dcache.overall_mshr_misses::cpu2.data 267 # number of overall MSHR misses -system.cpu2.dcache.overall_mshr_misses::total 267 # number of overall MSHR misses -system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1316000 # number of ReadReq MSHR miss cycles -system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1316000 # number of ReadReq MSHR miss cycles -system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1150500 # number of WriteReq MSHR miss cycles -system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1150500 # number of WriteReq MSHR miss cycles -system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 482500 # number of SwapReq MSHR miss cycles -system.cpu2.dcache.SwapReq_mshr_miss_latency::total 482500 # number of SwapReq MSHR miss cycles -system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 2466500 # number of demand (read+write) MSHR miss cycles -system.cpu2.dcache.demand_mshr_miss_latency::total 2466500 # number of demand (read+write) MSHR miss cycles -system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 2466500 # number of overall MSHR miss cycles -system.cpu2.dcache.overall_mshr_miss_latency::total 2466500 # number of overall MSHR miss cycles -system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003201 # mshr miss rate for ReadReq accesses -system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003201 # mshr miss rate for ReadReq accesses -system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.002685 # mshr miss rate for WriteReq accesses -system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.002685 # mshr miss rate for WriteReq accesses -system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.840580 # mshr miss rate for SwapReq accesses -system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.840580 # mshr miss rate for SwapReq accesses -system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.002972 # mshr miss rate for demand accesses -system.cpu2.dcache.demand_mshr_miss_rate::total 0.002972 # mshr miss rate for demand accesses -system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.002972 # mshr miss rate for overall accesses -system.cpu2.dcache.overall_mshr_miss_rate::total 0.002972 # mshr miss rate for overall accesses -system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 8225 # average ReadReq mshr miss latency -system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 8225 # average ReadReq mshr miss latency -system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 10752.336449 # average WriteReq mshr miss latency -system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10752.336449 # average WriteReq mshr miss latency -system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 8318.965517 # average SwapReq mshr miss latency -system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 8318.965517 # average SwapReq mshr miss latency -system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 9237.827715 # average overall mshr miss latency -system.cpu2.dcache.demand_avg_mshr_miss_latency::total 9237.827715 # average overall mshr miss latency -system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 9237.827715 # average overall mshr miss latency -system.cpu2.dcache.overall_avg_mshr_miss_latency::total 9237.827715 # average overall mshr miss latency +system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data 227 # number of ReadReq MSHR hits +system.cpu2.dcache.ReadReq_mshr_hits::total 227 # number of ReadReq MSHR hits +system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data 32 # number of WriteReq MSHR hits +system.cpu2.dcache.WriteReq_mshr_hits::total 32 # number of WriteReq MSHR hits +system.cpu2.dcache.demand_mshr_hits::cpu2.data 259 # number of demand (read+write) MSHR hits +system.cpu2.dcache.demand_mshr_hits::total 259 # number of demand (read+write) MSHR hits +system.cpu2.dcache.overall_mshr_hits::cpu2.data 259 # number of overall MSHR hits +system.cpu2.dcache.overall_mshr_hits::total 259 # number of overall MSHR hits +system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 170 # number of ReadReq MSHR misses +system.cpu2.dcache.ReadReq_mshr_misses::total 170 # number of ReadReq MSHR misses +system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 101 # number of WriteReq MSHR misses +system.cpu2.dcache.WriteReq_mshr_misses::total 101 # number of WriteReq MSHR misses +system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 59 # number of SwapReq MSHR misses +system.cpu2.dcache.SwapReq_mshr_misses::total 59 # number of SwapReq MSHR misses +system.cpu2.dcache.demand_mshr_misses::cpu2.data 271 # number of demand (read+write) MSHR misses +system.cpu2.dcache.demand_mshr_misses::total 271 # number of demand (read+write) MSHR misses +system.cpu2.dcache.overall_mshr_misses::cpu2.data 271 # number of overall MSHR misses +system.cpu2.dcache.overall_mshr_misses::total 271 # number of overall MSHR misses +system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1409000 # number of ReadReq MSHR miss cycles +system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1409000 # number of ReadReq MSHR miss cycles +system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1142500 # number of WriteReq MSHR miss cycles +system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1142500 # number of WriteReq MSHR miss cycles +system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 447000 # number of SwapReq MSHR miss cycles +system.cpu2.dcache.SwapReq_mshr_miss_latency::total 447000 # number of SwapReq MSHR miss cycles +system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 2551500 # number of demand (read+write) MSHR miss cycles +system.cpu2.dcache.demand_mshr_miss_latency::total 2551500 # number of demand (read+write) MSHR miss cycles +system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 2551500 # number of overall MSHR miss cycles +system.cpu2.dcache.overall_mshr_miss_latency::total 2551500 # number of overall MSHR miss cycles +system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.004452 # mshr miss rate for ReadReq accesses +system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.004452 # mshr miss rate for ReadReq accesses +system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.003913 # mshr miss rate for WriteReq accesses +system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.003913 # mshr miss rate for WriteReq accesses +system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.786667 # mshr miss rate for SwapReq accesses +system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.786667 # mshr miss rate for SwapReq accesses +system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.004234 # mshr miss rate for demand accesses +system.cpu2.dcache.demand_mshr_miss_rate::total 0.004234 # mshr miss rate for demand accesses +system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.004234 # mshr miss rate for overall accesses +system.cpu2.dcache.overall_mshr_miss_rate::total 0.004234 # mshr miss rate for overall accesses +system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 8288.235294 # average ReadReq mshr miss latency +system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 8288.235294 # average ReadReq mshr miss latency +system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 11311.881188 # average WriteReq mshr miss latency +system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11311.881188 # average WriteReq mshr miss latency +system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 7576.271186 # average SwapReq mshr miss latency +system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 7576.271186 # average SwapReq mshr miss latency +system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 9415.129151 # average overall mshr miss latency +system.cpu2.dcache.demand_avg_mshr_miss_latency::total 9415.129151 # average overall mshr miss latency +system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 9415.129151 # average overall mshr miss latency +system.cpu2.dcache.overall_avg_mshr_miss_latency::total 9415.129151 # average overall mshr miss latency system.cpu2.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu3.numCycles 181164 # number of cpu cycles simulated +system.cpu3.numCycles 173449 # number of cpu cycles simulated system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu3.BPredUnit.lookups 41552 # Number of BP lookups -system.cpu3.BPredUnit.condPredicted 38392 # Number of conditional branches predicted -system.cpu3.BPredUnit.condIncorrect 1515 # Number of conditional branches incorrect -system.cpu3.BPredUnit.BTBLookups 34829 # Number of BTB lookups -system.cpu3.BPredUnit.BTBHits 33780 # Number of BTB hits +system.cpu3.BPredUnit.lookups 53688 # Number of BP lookups +system.cpu3.BPredUnit.condPredicted 50962 # Number of conditional branches predicted +system.cpu3.BPredUnit.condIncorrect 1276 # Number of conditional branches incorrect +system.cpu3.BPredUnit.BTBLookups 47521 # Number of BTB lookups +system.cpu3.BPredUnit.BTBHits 46771 # Number of BTB hits system.cpu3.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu3.BPredUnit.usedRAS 860 # Number of times the RAS was used to get a target. +system.cpu3.BPredUnit.usedRAS 661 # Number of times the RAS was used to get a target. system.cpu3.BPredUnit.RASInCorrect 232 # Number of incorrect RAS predictions. -system.cpu3.fetch.icacheStallCycles 36927 # Number of cycles fetch is stalled on an Icache miss -system.cpu3.fetch.Insts 218203 # Number of instructions fetch has processed -system.cpu3.fetch.Branches 41552 # Number of branches that fetch encountered -system.cpu3.fetch.predictedBranches 34640 # Number of branches that fetch has predicted taken -system.cpu3.fetch.Cycles 84802 # Number of cycles fetch has run and was not squashing or blocked -system.cpu3.fetch.SquashCycles 4380 # Number of cycles fetch has spent squashing -system.cpu3.fetch.BlockedCycles 47727 # Number of cycles fetch has spent blocked +system.cpu3.fetch.icacheStallCycles 27478 # Number of cycles fetch is stalled on an Icache miss +system.cpu3.fetch.Insts 301358 # Number of instructions fetch has processed +system.cpu3.fetch.Branches 53688 # Number of branches that fetch encountered +system.cpu3.fetch.predictedBranches 47432 # Number of branches that fetch has predicted taken +system.cpu3.fetch.Cycles 105431 # Number of cycles fetch has run and was not squashing or blocked +system.cpu3.fetch.SquashCycles 3739 # Number of cycles fetch has spent squashing +system.cpu3.fetch.BlockedCycles 29902 # Number of cycles fetch has spent blocked system.cpu3.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu3.fetch.NoActiveThreadStallCycles 6229 # Number of stall cycles due to no active thread to fetch from -system.cpu3.fetch.PendingTrapStallCycles 974 # Number of stall cycles due to pending traps -system.cpu3.fetch.CacheLines 28719 # Number of cache lines fetched -system.cpu3.fetch.IcacheSquashes 307 # Number of outstanding Icache misses that were squashed -system.cpu3.fetch.rateDist::samples 179453 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::mean 1.215934 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::stdev 1.926514 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.NoActiveThreadStallCycles 6125 # Number of stall cycles due to no active thread to fetch from +system.cpu3.fetch.PendingTrapStallCycles 699 # Number of stall cycles due to pending traps +system.cpu3.fetch.CacheLines 19205 # Number of cache lines fetched +system.cpu3.fetch.IcacheSquashes 263 # Number of outstanding Icache misses that were squashed +system.cpu3.fetch.rateDist::samples 172027 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::mean 1.751806 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::stdev 2.162661 # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::0 94651 52.74% 52.74% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::1 45326 25.26% 78.00% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::2 10365 5.78% 83.78% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::3 3238 1.80% 85.58% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::4 710 0.40% 85.98% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::5 19490 10.86% 96.84% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::6 1177 0.66% 97.49% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::7 887 0.49% 97.99% # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::8 3609 2.01% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::0 66596 38.71% 38.71% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::1 53420 31.05% 69.77% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::2 5840 3.39% 73.16% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::3 3208 1.86% 75.03% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::4 724 0.42% 75.45% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::5 37059 21.54% 96.99% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::6 1114 0.65% 97.64% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::7 769 0.45% 98.08% # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.rateDist::8 3297 1.92% 100.00% # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.rateDist::total 179453 # Number of instructions fetched each cycle (Total) -system.cpu3.fetch.branchRate 0.229361 # Number of branch fetches per cycle -system.cpu3.fetch.rate 1.204450 # Number of inst fetches per cycle -system.cpu3.decode.IdleCycles 46454 # Number of cycles decode is idle -system.cpu3.decode.BlockedCycles 40187 # Number of cycles decode is blocked -system.cpu3.decode.RunCycles 74815 # Number of cycles decode is running -system.cpu3.decode.UnblockCycles 8979 # Number of cycles decode is unblocking -system.cpu3.decode.SquashCycles 2789 # Number of cycles decode is squashing -system.cpu3.decode.DecodedInsts 213927 # Number of instructions handled by decode -system.cpu3.rename.SquashCycles 2789 # Number of cycles rename is squashing -system.cpu3.rename.IdleCycles 47212 # Number of cycles rename is idle -system.cpu3.rename.BlockCycles 26606 # Number of cycles rename is blocking -system.cpu3.rename.serializeStallCycles 12751 # count of cycles rename stalled for serializing inst -system.cpu3.rename.RunCycles 66126 # Number of cycles rename is running -system.cpu3.rename.UnblockCycles 17740 # Number of cycles rename is unblocking -system.cpu3.rename.RenamedInsts 211407 # Number of instructions processed by rename -system.cpu3.rename.IQFullEvents 1 # Number of times rename has blocked due to IQ full -system.cpu3.rename.LSQFullEvents 35 # Number of times rename has blocked due to LSQ full -system.cpu3.rename.RenamedOperands 144414 # Number of destination operands rename has renamed -system.cpu3.rename.RenameLookups 382760 # Number of register rename lookups that rename has made -system.cpu3.rename.int_rename_lookups 382760 # Number of integer rename lookups -system.cpu3.rename.CommittedMaps 129180 # Number of HB maps that are committed -system.cpu3.rename.UndoneMaps 15234 # Number of HB maps that are undone due to squashing -system.cpu3.rename.serializingInsts 1257 # count of serializing insts renamed -system.cpu3.rename.tempSerializingInsts 1396 # count of temporary serializing insts renamed -system.cpu3.rename.skidInsts 20650 # count of insts added to the skid buffer -system.cpu3.memDep0.insertedLoads 54196 # Number of loads inserted to the mem dependence unit. -system.cpu3.memDep0.insertedStores 23010 # Number of stores inserted to the mem dependence unit. -system.cpu3.memDep0.conflictingLoads 27226 # Number of conflicting loads. -system.cpu3.memDep0.conflictingStores 17768 # Number of conflicting stores. -system.cpu3.iq.iqInstsAdded 169289 # Number of instructions added to the IQ (excludes non-spec) -system.cpu3.iq.iqNonSpecInstsAdded 10641 # Number of non-speculative instructions added to the IQ -system.cpu3.iq.iqInstsIssued 175038 # Number of instructions issued -system.cpu3.iq.iqSquashedInstsIssued 41 # Number of squashed instructions issued -system.cpu3.iq.iqSquashedInstsExamined 12721 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu3.iq.iqSquashedOperandsExamined 11252 # Number of squashed operands that are examined and possibly removed from graph -system.cpu3.iq.iqSquashedNonSpecRemoved 865 # Number of squashed non-spec instructions that were removed -system.cpu3.iq.issued_per_cycle::samples 179453 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::mean 0.975397 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::stdev 1.233089 # Number of insts issued each cycle +system.cpu3.fetch.rateDist::total 172027 # Number of instructions fetched each cycle (Total) +system.cpu3.fetch.branchRate 0.309532 # Number of branch fetches per cycle +system.cpu3.fetch.rate 1.737444 # Number of inst fetches per cycle +system.cpu3.decode.IdleCycles 32330 # Number of cycles decode is idle +system.cpu3.decode.BlockedCycles 26595 # Number of cycles decode is blocked +system.cpu3.decode.RunCycles 99738 # Number of cycles decode is running +system.cpu3.decode.UnblockCycles 4852 # Number of cycles decode is unblocking +system.cpu3.decode.SquashCycles 2387 # Number of cycles decode is squashing +system.cpu3.decode.DecodedInsts 297869 # Number of instructions handled by decode +system.cpu3.rename.SquashCycles 2387 # Number of cycles rename is squashing +system.cpu3.rename.IdleCycles 33042 # Number of cycles rename is idle +system.cpu3.rename.BlockCycles 14161 # Number of cycles rename is blocking +system.cpu3.rename.serializeStallCycles 11648 # count of cycles rename stalled for serializing inst +system.cpu3.rename.RunCycles 95158 # Number of cycles rename is running +system.cpu3.rename.UnblockCycles 9506 # Number of cycles rename is unblocking +system.cpu3.rename.RenamedInsts 295495 # Number of instructions processed by rename +system.cpu3.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full +system.cpu3.rename.LSQFullEvents 42 # Number of times rename has blocked due to LSQ full +system.cpu3.rename.RenamedOperands 206972 # Number of destination operands rename has renamed +system.cpu3.rename.RenameLookups 568769 # Number of register rename lookups that rename has made +system.cpu3.rename.int_rename_lookups 568769 # Number of integer rename lookups +system.cpu3.rename.CommittedMaps 194051 # Number of HB maps that are committed +system.cpu3.rename.UndoneMaps 12921 # Number of HB maps that are undone due to squashing +system.cpu3.rename.serializingInsts 1094 # count of serializing insts renamed +system.cpu3.rename.tempSerializingInsts 1213 # count of temporary serializing insts renamed +system.cpu3.rename.skidInsts 12164 # count of insts added to the skid buffer +system.cpu3.memDep0.insertedLoads 84321 # Number of loads inserted to the mem dependence unit. +system.cpu3.memDep0.insertedStores 40263 # Number of stores inserted to the mem dependence unit. +system.cpu3.memDep0.conflictingLoads 40233 # Number of conflicting loads. +system.cpu3.memDep0.conflictingStores 35230 # Number of conflicting stores. +system.cpu3.iq.iqInstsAdded 245462 # Number of instructions added to the IQ (excludes non-spec) +system.cpu3.iq.iqNonSpecInstsAdded 6061 # Number of non-speculative instructions added to the IQ +system.cpu3.iq.iqInstsIssued 247263 # Number of instructions issued +system.cpu3.iq.iqSquashedInstsIssued 84 # Number of squashed instructions issued +system.cpu3.iq.iqSquashedInstsExamined 10948 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu3.iq.iqSquashedOperandsExamined 10583 # Number of squashed operands that are examined and possibly removed from graph +system.cpu3.iq.iqSquashedNonSpecRemoved 569 # Number of squashed non-spec instructions that were removed +system.cpu3.iq.issued_per_cycle::samples 172027 # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::mean 1.437350 # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::stdev 1.311410 # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::0 92486 51.54% 51.54% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::1 34868 19.43% 70.97% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::2 23272 12.97% 83.94% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::3 23945 13.34% 97.28% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::4 3213 1.79% 99.07% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::5 1245 0.69% 99.76% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::6 315 0.18% 99.94% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::0 63993 37.20% 37.20% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::1 21775 12.66% 49.86% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::2 40281 23.42% 73.27% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::3 41063 23.87% 97.14% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::4 3352 1.95% 99.09% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::5 1207 0.70% 99.79% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::6 253 0.15% 99.94% # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::7 48 0.03% 99.97% # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::8 61 0.03% 100.00% # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::8 55 0.03% 100.00% # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu3.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu3.iq.issued_per_cycle::total 179453 # Number of insts issued each cycle +system.cpu3.iq.issued_per_cycle::total 172027 # Number of insts issued each cycle system.cpu3.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntAlu 20 6.92% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntMult 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::IntDiv 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatAdd 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatCmp 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatCvt 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatMult 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatDiv 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAdd 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdAlu 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdCmp 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdCvt 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMisc 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMult 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdShift 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 6.92% # attempts to use FU when none available -system.cpu3.iq.fu_full::MemRead 59 20.42% 27.34% # attempts to use FU when none available -system.cpu3.iq.fu_full::MemWrite 210 72.66% 100.00% # attempts to use FU when none available +system.cpu3.iq.fu_full::IntAlu 11 3.83% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::IntMult 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::IntDiv 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatAdd 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatCmp 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatCvt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatMult 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatDiv 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdAdd 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdAlu 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdCmp 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdCvt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdMisc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdMult 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdShift 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 3.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::MemRead 66 23.00% 26.83% # attempts to use FU when none available +system.cpu3.iq.fu_full::MemWrite 210 73.17% 100.00% # attempts to use FU when none available system.cpu3.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu3.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu3.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu3.iq.FU_type_0::IntAlu 90201 51.53% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::IntMult 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMisc 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 51.53% # Type of FU issued -system.cpu3.iq.FU_type_0::MemRead 62467 35.69% 87.22% # Type of FU issued -system.cpu3.iq.FU_type_0::MemWrite 22370 12.78% 100.00% # Type of FU issued +system.cpu3.iq.FU_type_0::IntAlu 119304 48.25% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::IntMult 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.25% # Type of FU issued +system.cpu3.iq.FU_type_0::MemRead 88373 35.74% 83.99% # Type of FU issued +system.cpu3.iq.FU_type_0::MemWrite 39586 16.01% 100.00% # Type of FU issued system.cpu3.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu3.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu3.iq.FU_type_0::total 175038 # Type of FU issued -system.cpu3.iq.rate 0.966185 # Inst issue rate -system.cpu3.iq.fu_busy_cnt 289 # FU busy when requested -system.cpu3.iq.fu_busy_rate 0.001651 # FU busy rate (busy events/executed inst) -system.cpu3.iq.int_inst_queue_reads 529859 # Number of integer instruction queue reads -system.cpu3.iq.int_inst_queue_writes 192688 # Number of integer instruction queue writes -system.cpu3.iq.int_inst_queue_wakeup_accesses 173081 # Number of integer instruction queue wakeup accesses +system.cpu3.iq.FU_type_0::total 247263 # Type of FU issued +system.cpu3.iq.rate 1.425566 # Inst issue rate +system.cpu3.iq.fu_busy_cnt 287 # FU busy when requested +system.cpu3.iq.fu_busy_rate 0.001161 # FU busy rate (busy events/executed inst) +system.cpu3.iq.int_inst_queue_reads 666924 # Number of integer instruction queue reads +system.cpu3.iq.int_inst_queue_writes 262516 # Number of integer instruction queue writes +system.cpu3.iq.int_inst_queue_wakeup_accesses 245480 # Number of integer instruction queue wakeup accesses system.cpu3.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu3.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu3.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu3.iq.int_alu_accesses 175327 # Number of integer alu accesses +system.cpu3.iq.int_alu_accesses 247550 # Number of integer alu accesses system.cpu3.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu3.iew.lsq.thread0.forwLoads 17671 # Number of loads that had data forwarded from stores +system.cpu3.iew.lsq.thread0.forwLoads 34961 # Number of loads that had data forwarded from stores system.cpu3.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu3.iew.lsq.thread0.squashedLoads 2642 # Number of loads squashed -system.cpu3.iew.lsq.thread0.ignoredResponses 6 # Number of memory responses ignored because the instruction is squashed -system.cpu3.iew.lsq.thread0.memOrderViolation 37 # Number of memory ordering violations -system.cpu3.iew.lsq.thread0.squashedStores 1490 # Number of stores squashed +system.cpu3.iew.lsq.thread0.squashedLoads 2463 # Number of loads squashed +system.cpu3.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed +system.cpu3.iew.lsq.thread0.memOrderViolation 45 # Number of memory ordering violations +system.cpu3.iew.lsq.thread0.squashedStores 1469 # Number of stores squashed system.cpu3.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu3.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu3.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu3.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu3.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu3.iew.iewSquashCycles 2789 # Number of cycles IEW is squashing -system.cpu3.iew.iewBlockCycles 857 # Number of cycles IEW is blocking -system.cpu3.iew.iewUnblockCycles 46 # Number of cycles IEW is unblocking -system.cpu3.iew.iewDispatchedInsts 208183 # Number of instructions dispatched to IQ -system.cpu3.iew.iewDispSquashedInsts 370 # Number of squashed instructions skipped by dispatch -system.cpu3.iew.iewDispLoadInsts 54196 # Number of dispatched load instructions -system.cpu3.iew.iewDispStoreInsts 23010 # Number of dispatched store instructions -system.cpu3.iew.iewDispNonSpecInsts 1178 # Number of dispatched non-speculative instructions +system.cpu3.iew.iewSquashCycles 2387 # Number of cycles IEW is squashing +system.cpu3.iew.iewBlockCycles 786 # Number of cycles IEW is blocking +system.cpu3.iew.iewUnblockCycles 47 # Number of cycles IEW is unblocking +system.cpu3.iew.iewDispatchedInsts 292666 # Number of instructions dispatched to IQ +system.cpu3.iew.iewDispSquashedInsts 339 # Number of squashed instructions skipped by dispatch +system.cpu3.iew.iewDispLoadInsts 84321 # Number of dispatched load instructions +system.cpu3.iew.iewDispStoreInsts 40263 # Number of dispatched store instructions +system.cpu3.iew.iewDispNonSpecInsts 1055 # Number of dispatched non-speculative instructions system.cpu3.iew.iewIQFullEvents 46 # Number of times the IQ has become full, causing a stall system.cpu3.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu3.iew.memOrderViolationEvents 37 # Number of memory order violations -system.cpu3.iew.predictedTakenIncorrect 501 # Number of branches that were predicted taken incorrectly -system.cpu3.iew.predictedNotTakenIncorrect 1172 # Number of branches that were predicted not taken incorrectly -system.cpu3.iew.branchMispredicts 1673 # Number of branch mispredicts detected at execute -system.cpu3.iew.iewExecutedInsts 173760 # Number of executed instructions -system.cpu3.iew.iewExecLoadInsts 53123 # Number of load instructions executed -system.cpu3.iew.iewExecSquashedInsts 1278 # Number of squashed instructions skipped in execute +system.cpu3.iew.memOrderViolationEvents 45 # Number of memory order violations +system.cpu3.iew.predictedTakenIncorrect 463 # Number of branches that were predicted taken incorrectly +system.cpu3.iew.predictedNotTakenIncorrect 932 # Number of branches that were predicted not taken incorrectly +system.cpu3.iew.branchMispredicts 1395 # Number of branch mispredicts detected at execute +system.cpu3.iew.iewExecutedInsts 246084 # Number of executed instructions +system.cpu3.iew.iewExecLoadInsts 83306 # Number of load instructions executed +system.cpu3.iew.iewExecSquashedInsts 1179 # Number of squashed instructions skipped in execute system.cpu3.iew.exec_swp 0 # number of swp insts executed -system.cpu3.iew.exec_nop 28253 # number of nop insts executed -system.cpu3.iew.exec_refs 75420 # number of memory reference insts executed -system.cpu3.iew.exec_branches 37599 # Number of branches executed -system.cpu3.iew.exec_stores 22297 # Number of stores executed -system.cpu3.iew.exec_rate 0.959131 # Inst execution rate -system.cpu3.iew.wb_sent 173368 # cumulative count of insts sent to commit -system.cpu3.iew.wb_count 173081 # cumulative count of insts written-back -system.cpu3.iew.wb_producers 92251 # num instructions producing a value -system.cpu3.iew.wb_consumers 97140 # num instructions consuming a value +system.cpu3.iew.exec_nop 41143 # number of nop insts executed +system.cpu3.iew.exec_refs 122808 # number of memory reference insts executed +system.cpu3.iew.exec_branches 50377 # Number of branches executed +system.cpu3.iew.exec_stores 39502 # Number of stores executed +system.cpu3.iew.exec_rate 1.418769 # Inst execution rate +system.cpu3.iew.wb_sent 245746 # cumulative count of insts sent to commit +system.cpu3.iew.wb_count 245480 # cumulative count of insts written-back +system.cpu3.iew.wb_producers 139608 # num instructions producing a value +system.cpu3.iew.wb_consumers 144273 # num instructions consuming a value system.cpu3.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu3.iew.wb_rate 0.955383 # insts written-back per cycle -system.cpu3.iew.wb_fanout 0.949671 # average fanout of values written-back +system.cpu3.iew.wb_rate 1.415286 # insts written-back per cycle +system.cpu3.iew.wb_fanout 0.967665 # average fanout of values written-back system.cpu3.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu3.commit.commitSquashedInsts 14656 # The number of squashed insts skipped by commit -system.cpu3.commit.commitNonSpecStalls 9776 # The number of times commit has been forced to stall to communicate backwards -system.cpu3.commit.branchMispredicts 1515 # The number of times a branch was mispredicted -system.cpu3.commit.committed_per_cycle::samples 170436 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::mean 1.135365 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::stdev 1.770418 # Number of insts commited each cycle +system.cpu3.commit.commitSquashedInsts 12526 # The number of squashed insts skipped by commit +system.cpu3.commit.commitNonSpecStalls 5492 # The number of times commit has been forced to stall to communicate backwards +system.cpu3.commit.branchMispredicts 1276 # The number of times a branch was mispredicted +system.cpu3.commit.committed_per_cycle::samples 163516 # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::mean 1.713105 # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::stdev 2.043722 # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::0 95921 56.28% 56.28% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::1 35624 20.90% 77.18% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::2 6200 3.64% 80.82% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::3 10664 6.26% 87.08% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::4 1534 0.90% 87.98% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::5 18221 10.69% 98.67% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::6 461 0.27% 98.94% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::7 1004 0.59% 99.53% # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::8 807 0.47% 100.00% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::0 63247 38.68% 38.68% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::1 48404 29.60% 68.28% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::2 6092 3.73% 72.01% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::3 6399 3.91% 75.92% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::4 1556 0.95% 76.87% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::5 35437 21.67% 98.54% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::6 553 0.34% 98.88% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::7 1016 0.62% 99.50% # Number of insts commited each cycle +system.cpu3.commit.committed_per_cycle::8 812 0.50% 100.00% # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu3.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu3.commit.committed_per_cycle::total 170436 # Number of insts commited each cycle -system.cpu3.commit.committedInsts 193507 # Number of instructions committed -system.cpu3.commit.committedOps 193507 # Number of ops (including micro ops) committed +system.cpu3.commit.committed_per_cycle::total 163516 # Number of insts commited each cycle +system.cpu3.commit.committedInsts 280120 # Number of instructions committed +system.cpu3.commit.committedOps 280120 # Number of ops (including micro ops) committed system.cpu3.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu3.commit.refs 73074 # Number of memory references committed -system.cpu3.commit.loads 51554 # Number of loads committed -system.cpu3.commit.membars 9056 # Number of memory barriers committed -system.cpu3.commit.branches 36531 # Number of branches committed +system.cpu3.commit.refs 120652 # Number of memory references committed +system.cpu3.commit.loads 81858 # Number of loads committed +system.cpu3.commit.membars 4779 # Number of memory barriers committed +system.cpu3.commit.branches 49540 # Number of branches committed system.cpu3.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu3.commit.int_insts 131724 # Number of committed integer instructions. +system.cpu3.commit.int_insts 192312 # Number of committed integer instructions. system.cpu3.commit.function_calls 322 # Number of function calls committed. -system.cpu3.commit.bw_lim_events 807 # number cycles where commit BW limit reached +system.cpu3.commit.bw_lim_events 812 # number cycles where commit BW limit reached system.cpu3.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu3.rob.rob_reads 377205 # The number of ROB reads -system.cpu3.rob.rob_writes 419128 # The number of ROB writes -system.cpu3.timesIdled 218 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu3.idleCycles 1711 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu3.quiesceCycles 36191 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu3.committedInsts 157136 # Number of Instructions Simulated -system.cpu3.committedOps 157136 # Number of Ops (including micro ops) Simulated -system.cpu3.committedInsts_total 157136 # Number of Instructions Simulated -system.cpu3.cpi 1.152912 # CPI: Cycles Per Instruction -system.cpu3.cpi_total 1.152912 # CPI: Total CPI of All Threads -system.cpu3.ipc 0.867369 # IPC: Instructions Per Cycle -system.cpu3.ipc_total 0.867369 # IPC: Total IPC of All Threads -system.cpu3.int_regfile_reads 286066 # number of integer regfile reads -system.cpu3.int_regfile_writes 135262 # number of integer regfile writes +system.cpu3.rob.rob_reads 454763 # The number of ROB reads +system.cpu3.rob.rob_writes 587684 # The number of ROB writes +system.cpu3.timesIdled 212 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu3.idleCycles 1422 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu3.quiesceCycles 36211 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu3.committedInsts 235010 # Number of Instructions Simulated +system.cpu3.committedOps 235010 # Number of Ops (including micro ops) Simulated +system.cpu3.committedInsts_total 235010 # Number of Instructions Simulated +system.cpu3.cpi 0.738049 # CPI: Cycles Per Instruction +system.cpu3.cpi_total 0.738049 # CPI: Total CPI of All Threads +system.cpu3.ipc 1.354923 # IPC: Instructions Per Cycle +system.cpu3.ipc_total 1.354923 # IPC: Total IPC of All Threads +system.cpu3.int_regfile_reads 427031 # number of integer regfile reads +system.cpu3.int_regfile_writes 198982 # number of integer regfile writes system.cpu3.fp_regfile_writes 64 # number of floating regfile writes -system.cpu3.misc_regfile_reads 77098 # number of misc regfile reads +system.cpu3.misc_regfile_reads 124365 # number of misc regfile reads system.cpu3.misc_regfile_writes 646 # number of misc regfile writes -system.cpu3.icache.replacements 322 # number of replacements -system.cpu3.icache.tagsinuse 86.042865 # Cycle average of tags in use -system.cpu3.icache.total_refs 28227 # Total number of references to valid blocks. -system.cpu3.icache.sampled_refs 436 # Sample count of references to valid blocks. -system.cpu3.icache.avg_refs 64.740826 # Average number of references to valid blocks. +system.cpu3.icache.replacements 318 # number of replacements +system.cpu3.icache.tagsinuse 83.493816 # Cycle average of tags in use +system.cpu3.icache.total_refs 18731 # Total number of references to valid blocks. +system.cpu3.icache.sampled_refs 428 # Sample count of references to valid blocks. +system.cpu3.icache.avg_refs 43.764019 # Average number of references to valid blocks. system.cpu3.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu3.icache.occ_blocks::cpu3.inst 86.042865 # Average occupied blocks per requestor -system.cpu3.icache.occ_percent::cpu3.inst 0.168052 # Average percentage of cache occupancy -system.cpu3.icache.occ_percent::total 0.168052 # Average percentage of cache occupancy -system.cpu3.icache.ReadReq_hits::cpu3.inst 28227 # number of ReadReq hits -system.cpu3.icache.ReadReq_hits::total 28227 # number of ReadReq hits -system.cpu3.icache.demand_hits::cpu3.inst 28227 # number of demand (read+write) hits -system.cpu3.icache.demand_hits::total 28227 # number of demand (read+write) hits -system.cpu3.icache.overall_hits::cpu3.inst 28227 # number of overall hits -system.cpu3.icache.overall_hits::total 28227 # number of overall hits -system.cpu3.icache.ReadReq_misses::cpu3.inst 492 # number of ReadReq misses -system.cpu3.icache.ReadReq_misses::total 492 # number of ReadReq misses -system.cpu3.icache.demand_misses::cpu3.inst 492 # number of demand (read+write) misses -system.cpu3.icache.demand_misses::total 492 # number of demand (read+write) misses -system.cpu3.icache.overall_misses::cpu3.inst 492 # number of overall misses -system.cpu3.icache.overall_misses::total 492 # number of overall misses -system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 6235000 # number of ReadReq miss cycles -system.cpu3.icache.ReadReq_miss_latency::total 6235000 # number of ReadReq miss cycles -system.cpu3.icache.demand_miss_latency::cpu3.inst 6235000 # number of demand (read+write) miss cycles -system.cpu3.icache.demand_miss_latency::total 6235000 # number of demand (read+write) miss cycles -system.cpu3.icache.overall_miss_latency::cpu3.inst 6235000 # number of overall miss cycles -system.cpu3.icache.overall_miss_latency::total 6235000 # number of overall miss cycles -system.cpu3.icache.ReadReq_accesses::cpu3.inst 28719 # number of ReadReq accesses(hits+misses) -system.cpu3.icache.ReadReq_accesses::total 28719 # number of ReadReq accesses(hits+misses) -system.cpu3.icache.demand_accesses::cpu3.inst 28719 # number of demand (read+write) accesses -system.cpu3.icache.demand_accesses::total 28719 # number of demand (read+write) accesses -system.cpu3.icache.overall_accesses::cpu3.inst 28719 # number of overall (read+write) accesses -system.cpu3.icache.overall_accesses::total 28719 # number of overall (read+write) accesses -system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.017132 # miss rate for ReadReq accesses -system.cpu3.icache.ReadReq_miss_rate::total 0.017132 # miss rate for ReadReq accesses -system.cpu3.icache.demand_miss_rate::cpu3.inst 0.017132 # miss rate for demand accesses -system.cpu3.icache.demand_miss_rate::total 0.017132 # miss rate for demand accesses -system.cpu3.icache.overall_miss_rate::cpu3.inst 0.017132 # miss rate for overall accesses -system.cpu3.icache.overall_miss_rate::total 0.017132 # miss rate for overall accesses -system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 12672.764228 # average ReadReq miss latency -system.cpu3.icache.ReadReq_avg_miss_latency::total 12672.764228 # average ReadReq miss latency -system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 12672.764228 # average overall miss latency -system.cpu3.icache.demand_avg_miss_latency::total 12672.764228 # average overall miss latency -system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 12672.764228 # average overall miss latency -system.cpu3.icache.overall_avg_miss_latency::total 12672.764228 # average overall miss latency +system.cpu3.icache.occ_blocks::cpu3.inst 83.493816 # Average occupied blocks per requestor +system.cpu3.icache.occ_percent::cpu3.inst 0.163074 # Average percentage of cache occupancy +system.cpu3.icache.occ_percent::total 0.163074 # Average percentage of cache occupancy +system.cpu3.icache.ReadReq_hits::cpu3.inst 18731 # number of ReadReq hits +system.cpu3.icache.ReadReq_hits::total 18731 # number of ReadReq hits +system.cpu3.icache.demand_hits::cpu3.inst 18731 # number of demand (read+write) hits +system.cpu3.icache.demand_hits::total 18731 # number of demand (read+write) hits +system.cpu3.icache.overall_hits::cpu3.inst 18731 # number of overall hits +system.cpu3.icache.overall_hits::total 18731 # number of overall hits +system.cpu3.icache.ReadReq_misses::cpu3.inst 474 # number of ReadReq misses +system.cpu3.icache.ReadReq_misses::total 474 # number of ReadReq misses +system.cpu3.icache.demand_misses::cpu3.inst 474 # number of demand (read+write) misses +system.cpu3.icache.demand_misses::total 474 # number of demand (read+write) misses +system.cpu3.icache.overall_misses::cpu3.inst 474 # number of overall misses +system.cpu3.icache.overall_misses::total 474 # number of overall misses +system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 6191000 # number of ReadReq miss cycles +system.cpu3.icache.ReadReq_miss_latency::total 6191000 # number of ReadReq miss cycles +system.cpu3.icache.demand_miss_latency::cpu3.inst 6191000 # number of demand (read+write) miss cycles +system.cpu3.icache.demand_miss_latency::total 6191000 # number of demand (read+write) miss cycles +system.cpu3.icache.overall_miss_latency::cpu3.inst 6191000 # number of overall miss cycles +system.cpu3.icache.overall_miss_latency::total 6191000 # number of overall miss cycles +system.cpu3.icache.ReadReq_accesses::cpu3.inst 19205 # number of ReadReq accesses(hits+misses) +system.cpu3.icache.ReadReq_accesses::total 19205 # number of ReadReq accesses(hits+misses) +system.cpu3.icache.demand_accesses::cpu3.inst 19205 # number of demand (read+write) accesses +system.cpu3.icache.demand_accesses::total 19205 # number of demand (read+write) accesses +system.cpu3.icache.overall_accesses::cpu3.inst 19205 # number of overall (read+write) accesses +system.cpu3.icache.overall_accesses::total 19205 # number of overall (read+write) accesses +system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.024681 # miss rate for ReadReq accesses +system.cpu3.icache.ReadReq_miss_rate::total 0.024681 # miss rate for ReadReq accesses +system.cpu3.icache.demand_miss_rate::cpu3.inst 0.024681 # miss rate for demand accesses +system.cpu3.icache.demand_miss_rate::total 0.024681 # miss rate for demand accesses +system.cpu3.icache.overall_miss_rate::cpu3.inst 0.024681 # miss rate for overall accesses +system.cpu3.icache.overall_miss_rate::total 0.024681 # miss rate for overall accesses +system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 13061.181435 # average ReadReq miss latency +system.cpu3.icache.ReadReq_avg_miss_latency::total 13061.181435 # average ReadReq miss latency +system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 13061.181435 # average overall miss latency +system.cpu3.icache.demand_avg_miss_latency::total 13061.181435 # average overall miss latency +system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 13061.181435 # average overall miss latency +system.cpu3.icache.overall_avg_miss_latency::total 13061.181435 # average overall miss latency system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1955,106 +1954,106 @@ system.cpu3.icache.avg_blocked_cycles::no_mshrs nan system.cpu3.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu3.icache.fast_writes 0 # number of fast writes performed system.cpu3.icache.cache_copies 0 # number of cache copies performed -system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst 56 # number of ReadReq MSHR hits -system.cpu3.icache.ReadReq_mshr_hits::total 56 # number of ReadReq MSHR hits -system.cpu3.icache.demand_mshr_hits::cpu3.inst 56 # number of demand (read+write) MSHR hits -system.cpu3.icache.demand_mshr_hits::total 56 # number of demand (read+write) MSHR hits -system.cpu3.icache.overall_mshr_hits::cpu3.inst 56 # number of overall MSHR hits -system.cpu3.icache.overall_mshr_hits::total 56 # number of overall MSHR hits -system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 436 # number of ReadReq MSHR misses -system.cpu3.icache.ReadReq_mshr_misses::total 436 # number of ReadReq MSHR misses -system.cpu3.icache.demand_mshr_misses::cpu3.inst 436 # number of demand (read+write) MSHR misses -system.cpu3.icache.demand_mshr_misses::total 436 # number of demand (read+write) MSHR misses -system.cpu3.icache.overall_mshr_misses::cpu3.inst 436 # number of overall MSHR misses -system.cpu3.icache.overall_mshr_misses::total 436 # number of overall MSHR misses -system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 4972000 # number of ReadReq MSHR miss cycles -system.cpu3.icache.ReadReq_mshr_miss_latency::total 4972000 # number of ReadReq MSHR miss cycles -system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 4972000 # number of demand (read+write) MSHR miss cycles -system.cpu3.icache.demand_mshr_miss_latency::total 4972000 # number of demand (read+write) MSHR miss cycles -system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 4972000 # number of overall MSHR miss cycles -system.cpu3.icache.overall_mshr_miss_latency::total 4972000 # number of overall MSHR miss cycles -system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.015182 # mshr miss rate for ReadReq accesses -system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.015182 # mshr miss rate for ReadReq accesses -system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.015182 # mshr miss rate for demand accesses -system.cpu3.icache.demand_mshr_miss_rate::total 0.015182 # mshr miss rate for demand accesses -system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.015182 # mshr miss rate for overall accesses -system.cpu3.icache.overall_mshr_miss_rate::total 0.015182 # mshr miss rate for overall accesses -system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 11403.669725 # average ReadReq mshr miss latency -system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11403.669725 # average ReadReq mshr miss latency -system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 11403.669725 # average overall mshr miss latency -system.cpu3.icache.demand_avg_mshr_miss_latency::total 11403.669725 # average overall mshr miss latency -system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 11403.669725 # average overall mshr miss latency -system.cpu3.icache.overall_avg_mshr_miss_latency::total 11403.669725 # average overall mshr miss latency +system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst 46 # number of ReadReq MSHR hits +system.cpu3.icache.ReadReq_mshr_hits::total 46 # number of ReadReq MSHR hits +system.cpu3.icache.demand_mshr_hits::cpu3.inst 46 # number of demand (read+write) MSHR hits +system.cpu3.icache.demand_mshr_hits::total 46 # number of demand (read+write) MSHR hits +system.cpu3.icache.overall_mshr_hits::cpu3.inst 46 # number of overall MSHR hits +system.cpu3.icache.overall_mshr_hits::total 46 # number of overall MSHR hits +system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 428 # number of ReadReq MSHR misses +system.cpu3.icache.ReadReq_mshr_misses::total 428 # number of ReadReq MSHR misses +system.cpu3.icache.demand_mshr_misses::cpu3.inst 428 # number of demand (read+write) MSHR misses +system.cpu3.icache.demand_mshr_misses::total 428 # number of demand (read+write) MSHR misses +system.cpu3.icache.overall_mshr_misses::cpu3.inst 428 # number of overall MSHR misses +system.cpu3.icache.overall_mshr_misses::total 428 # number of overall MSHR misses +system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 4970500 # number of ReadReq MSHR miss cycles +system.cpu3.icache.ReadReq_mshr_miss_latency::total 4970500 # number of ReadReq MSHR miss cycles +system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 4970500 # number of demand (read+write) MSHR miss cycles +system.cpu3.icache.demand_mshr_miss_latency::total 4970500 # number of demand (read+write) MSHR miss cycles +system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 4970500 # number of overall MSHR miss cycles +system.cpu3.icache.overall_mshr_miss_latency::total 4970500 # number of overall MSHR miss cycles +system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.022286 # mshr miss rate for ReadReq accesses +system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.022286 # mshr miss rate for ReadReq accesses +system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.022286 # mshr miss rate for demand accesses +system.cpu3.icache.demand_mshr_miss_rate::total 0.022286 # mshr miss rate for demand accesses +system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.022286 # mshr miss rate for overall accesses +system.cpu3.icache.overall_mshr_miss_rate::total 0.022286 # mshr miss rate for overall accesses +system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 11613.317757 # average ReadReq mshr miss latency +system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11613.317757 # average ReadReq mshr miss latency +system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 11613.317757 # average overall mshr miss latency +system.cpu3.icache.demand_avg_mshr_miss_latency::total 11613.317757 # average overall mshr miss latency +system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 11613.317757 # average overall mshr miss latency +system.cpu3.icache.overall_avg_mshr_miss_latency::total 11613.317757 # average overall mshr miss latency system.cpu3.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu3.dcache.replacements 0 # number of replacements -system.cpu3.dcache.tagsinuse 25.903799 # Cycle average of tags in use -system.cpu3.dcache.total_refs 27667 # Total number of references to valid blocks. +system.cpu3.dcache.tagsinuse 25.854093 # Cycle average of tags in use +system.cpu3.dcache.total_refs 44811 # Total number of references to valid blocks. system.cpu3.dcache.sampled_refs 28 # Sample count of references to valid blocks. -system.cpu3.dcache.avg_refs 988.107143 # Average number of references to valid blocks. +system.cpu3.dcache.avg_refs 1600.392857 # Average number of references to valid blocks. system.cpu3.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu3.dcache.occ_blocks::cpu3.data 25.903799 # Average occupied blocks per requestor -system.cpu3.dcache.occ_percent::cpu3.data 0.050593 # Average percentage of cache occupancy -system.cpu3.dcache.occ_percent::total 0.050593 # Average percentage of cache occupancy -system.cpu3.dcache.ReadReq_hits::cpu3.data 35065 # number of ReadReq hits -system.cpu3.dcache.ReadReq_hits::total 35065 # number of ReadReq hits -system.cpu3.dcache.WriteReq_hits::cpu3.data 21307 # number of WriteReq hits -system.cpu3.dcache.WriteReq_hits::total 21307 # number of WriteReq hits -system.cpu3.dcache.SwapReq_hits::cpu3.data 17 # number of SwapReq hits -system.cpu3.dcache.SwapReq_hits::total 17 # number of SwapReq hits -system.cpu3.dcache.demand_hits::cpu3.data 56372 # number of demand (read+write) hits -system.cpu3.dcache.demand_hits::total 56372 # number of demand (read+write) hits -system.cpu3.dcache.overall_hits::cpu3.data 56372 # number of overall hits -system.cpu3.dcache.overall_hits::total 56372 # number of overall hits -system.cpu3.dcache.ReadReq_misses::cpu3.data 369 # number of ReadReq misses -system.cpu3.dcache.ReadReq_misses::total 369 # number of ReadReq misses -system.cpu3.dcache.WriteReq_misses::cpu3.data 139 # number of WriteReq misses -system.cpu3.dcache.WriteReq_misses::total 139 # number of WriteReq misses -system.cpu3.dcache.SwapReq_misses::cpu3.data 57 # number of SwapReq misses -system.cpu3.dcache.SwapReq_misses::total 57 # number of SwapReq misses -system.cpu3.dcache.demand_misses::cpu3.data 508 # number of demand (read+write) misses -system.cpu3.dcache.demand_misses::total 508 # number of demand (read+write) misses -system.cpu3.dcache.overall_misses::cpu3.data 508 # number of overall misses -system.cpu3.dcache.overall_misses::total 508 # number of overall misses -system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 4880000 # number of ReadReq miss cycles -system.cpu3.dcache.ReadReq_miss_latency::total 4880000 # number of ReadReq miss cycles -system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 2424000 # number of WriteReq miss cycles -system.cpu3.dcache.WriteReq_miss_latency::total 2424000 # number of WriteReq miss cycles -system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 623500 # number of SwapReq miss cycles -system.cpu3.dcache.SwapReq_miss_latency::total 623500 # number of SwapReq miss cycles -system.cpu3.dcache.demand_miss_latency::cpu3.data 7304000 # number of demand (read+write) miss cycles -system.cpu3.dcache.demand_miss_latency::total 7304000 # number of demand (read+write) miss cycles -system.cpu3.dcache.overall_miss_latency::cpu3.data 7304000 # number of overall miss cycles -system.cpu3.dcache.overall_miss_latency::total 7304000 # number of overall miss cycles -system.cpu3.dcache.ReadReq_accesses::cpu3.data 35434 # number of ReadReq accesses(hits+misses) -system.cpu3.dcache.ReadReq_accesses::total 35434 # number of ReadReq accesses(hits+misses) -system.cpu3.dcache.WriteReq_accesses::cpu3.data 21446 # number of WriteReq accesses(hits+misses) -system.cpu3.dcache.WriteReq_accesses::total 21446 # number of WriteReq accesses(hits+misses) -system.cpu3.dcache.SwapReq_accesses::cpu3.data 74 # number of SwapReq accesses(hits+misses) -system.cpu3.dcache.SwapReq_accesses::total 74 # number of SwapReq accesses(hits+misses) -system.cpu3.dcache.demand_accesses::cpu3.data 56880 # number of demand (read+write) accesses -system.cpu3.dcache.demand_accesses::total 56880 # number of demand (read+write) accesses -system.cpu3.dcache.overall_accesses::cpu3.data 56880 # number of overall (read+write) accesses -system.cpu3.dcache.overall_accesses::total 56880 # number of overall (read+write) accesses -system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.010414 # miss rate for ReadReq accesses -system.cpu3.dcache.ReadReq_miss_rate::total 0.010414 # miss rate for ReadReq accesses -system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.006481 # miss rate for WriteReq accesses -system.cpu3.dcache.WriteReq_miss_rate::total 0.006481 # miss rate for WriteReq accesses -system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.770270 # miss rate for SwapReq accesses -system.cpu3.dcache.SwapReq_miss_rate::total 0.770270 # miss rate for SwapReq accesses -system.cpu3.dcache.demand_miss_rate::cpu3.data 0.008931 # miss rate for demand accesses -system.cpu3.dcache.demand_miss_rate::total 0.008931 # miss rate for demand accesses -system.cpu3.dcache.overall_miss_rate::cpu3.data 0.008931 # miss rate for overall accesses -system.cpu3.dcache.overall_miss_rate::total 0.008931 # miss rate for overall accesses -system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 13224.932249 # average ReadReq miss latency -system.cpu3.dcache.ReadReq_avg_miss_latency::total 13224.932249 # average ReadReq miss latency -system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 17438.848921 # average WriteReq miss latency -system.cpu3.dcache.WriteReq_avg_miss_latency::total 17438.848921 # average WriteReq miss latency -system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 10938.596491 # average SwapReq miss latency -system.cpu3.dcache.SwapReq_avg_miss_latency::total 10938.596491 # average SwapReq miss latency -system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 14377.952756 # average overall miss latency -system.cpu3.dcache.demand_avg_miss_latency::total 14377.952756 # average overall miss latency -system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 14377.952756 # average overall miss latency -system.cpu3.dcache.overall_avg_miss_latency::total 14377.952756 # average overall miss latency +system.cpu3.dcache.occ_blocks::cpu3.data 25.854093 # Average occupied blocks per requestor +system.cpu3.dcache.occ_percent::cpu3.data 0.050496 # Average percentage of cache occupancy +system.cpu3.dcache.occ_percent::total 0.050496 # Average percentage of cache occupancy +system.cpu3.dcache.ReadReq_hits::cpu3.data 47901 # number of ReadReq hits +system.cpu3.dcache.ReadReq_hits::total 47901 # number of ReadReq hits +system.cpu3.dcache.WriteReq_hits::cpu3.data 38585 # number of WriteReq hits +system.cpu3.dcache.WriteReq_hits::total 38585 # number of WriteReq hits +system.cpu3.dcache.SwapReq_hits::cpu3.data 11 # number of SwapReq hits +system.cpu3.dcache.SwapReq_hits::total 11 # number of SwapReq hits +system.cpu3.dcache.demand_hits::cpu3.data 86486 # number of demand (read+write) hits +system.cpu3.dcache.demand_hits::total 86486 # number of demand (read+write) hits +system.cpu3.dcache.overall_hits::cpu3.data 86486 # number of overall hits +system.cpu3.dcache.overall_hits::total 86486 # number of overall hits +system.cpu3.dcache.ReadReq_misses::cpu3.data 426 # number of ReadReq misses +system.cpu3.dcache.ReadReq_misses::total 426 # number of ReadReq misses +system.cpu3.dcache.WriteReq_misses::cpu3.data 142 # number of WriteReq misses +system.cpu3.dcache.WriteReq_misses::total 142 # number of WriteReq misses +system.cpu3.dcache.SwapReq_misses::cpu3.data 56 # number of SwapReq misses +system.cpu3.dcache.SwapReq_misses::total 56 # number of SwapReq misses +system.cpu3.dcache.demand_misses::cpu3.data 568 # number of demand (read+write) misses +system.cpu3.dcache.demand_misses::total 568 # number of demand (read+write) misses +system.cpu3.dcache.overall_misses::cpu3.data 568 # number of overall misses +system.cpu3.dcache.overall_misses::total 568 # number of overall misses +system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 5342000 # number of ReadReq miss cycles +system.cpu3.dcache.ReadReq_miss_latency::total 5342000 # number of ReadReq miss cycles +system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 2332500 # number of WriteReq miss cycles +system.cpu3.dcache.WriteReq_miss_latency::total 2332500 # number of WriteReq miss cycles +system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 555000 # number of SwapReq miss cycles +system.cpu3.dcache.SwapReq_miss_latency::total 555000 # number of SwapReq miss cycles +system.cpu3.dcache.demand_miss_latency::cpu3.data 7674500 # number of demand (read+write) miss cycles +system.cpu3.dcache.demand_miss_latency::total 7674500 # number of demand (read+write) miss cycles +system.cpu3.dcache.overall_miss_latency::cpu3.data 7674500 # number of overall miss cycles +system.cpu3.dcache.overall_miss_latency::total 7674500 # number of overall miss cycles +system.cpu3.dcache.ReadReq_accesses::cpu3.data 48327 # number of ReadReq accesses(hits+misses) +system.cpu3.dcache.ReadReq_accesses::total 48327 # number of ReadReq accesses(hits+misses) +system.cpu3.dcache.WriteReq_accesses::cpu3.data 38727 # number of WriteReq accesses(hits+misses) +system.cpu3.dcache.WriteReq_accesses::total 38727 # number of WriteReq accesses(hits+misses) +system.cpu3.dcache.SwapReq_accesses::cpu3.data 67 # number of SwapReq accesses(hits+misses) +system.cpu3.dcache.SwapReq_accesses::total 67 # number of SwapReq accesses(hits+misses) +system.cpu3.dcache.demand_accesses::cpu3.data 87054 # number of demand (read+write) accesses +system.cpu3.dcache.demand_accesses::total 87054 # number of demand (read+write) accesses +system.cpu3.dcache.overall_accesses::cpu3.data 87054 # number of overall (read+write) accesses +system.cpu3.dcache.overall_accesses::total 87054 # number of overall (read+write) accesses +system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.008815 # miss rate for ReadReq accesses +system.cpu3.dcache.ReadReq_miss_rate::total 0.008815 # miss rate for ReadReq accesses +system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.003667 # miss rate for WriteReq accesses +system.cpu3.dcache.WriteReq_miss_rate::total 0.003667 # miss rate for WriteReq accesses +system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.835821 # miss rate for SwapReq accesses +system.cpu3.dcache.SwapReq_miss_rate::total 0.835821 # miss rate for SwapReq accesses +system.cpu3.dcache.demand_miss_rate::cpu3.data 0.006525 # miss rate for demand accesses +system.cpu3.dcache.demand_miss_rate::total 0.006525 # miss rate for demand accesses +system.cpu3.dcache.overall_miss_rate::cpu3.data 0.006525 # miss rate for overall accesses +system.cpu3.dcache.overall_miss_rate::total 0.006525 # miss rate for overall accesses +system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12539.906103 # average ReadReq miss latency +system.cpu3.dcache.ReadReq_avg_miss_latency::total 12539.906103 # average ReadReq miss latency +system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 16426.056338 # average WriteReq miss latency +system.cpu3.dcache.WriteReq_avg_miss_latency::total 16426.056338 # average WriteReq miss latency +system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 9910.714286 # average SwapReq miss latency +system.cpu3.dcache.SwapReq_avg_miss_latency::total 9910.714286 # average SwapReq miss latency +system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 13511.443662 # average overall miss latency +system.cpu3.dcache.demand_avg_miss_latency::total 13511.443662 # average overall miss latency +system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 13511.443662 # average overall miss latency +system.cpu3.dcache.overall_avg_miss_latency::total 13511.443662 # average overall miss latency system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2063,288 +2062,288 @@ system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu3.dcache.fast_writes 0 # number of fast writes performed system.cpu3.dcache.cache_copies 0 # number of cache copies performed -system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data 204 # number of ReadReq MSHR hits -system.cpu3.dcache.ReadReq_mshr_hits::total 204 # number of ReadReq MSHR hits -system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data 34 # number of WriteReq MSHR hits -system.cpu3.dcache.WriteReq_mshr_hits::total 34 # number of WriteReq MSHR hits -system.cpu3.dcache.demand_mshr_hits::cpu3.data 238 # number of demand (read+write) MSHR hits -system.cpu3.dcache.demand_mshr_hits::total 238 # number of demand (read+write) MSHR hits -system.cpu3.dcache.overall_mshr_hits::cpu3.data 238 # number of overall MSHR hits -system.cpu3.dcache.overall_mshr_hits::total 238 # number of overall MSHR hits -system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 165 # number of ReadReq MSHR misses -system.cpu3.dcache.ReadReq_mshr_misses::total 165 # number of ReadReq MSHR misses -system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 105 # number of WriteReq MSHR misses -system.cpu3.dcache.WriteReq_mshr_misses::total 105 # number of WriteReq MSHR misses -system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 57 # number of SwapReq MSHR misses -system.cpu3.dcache.SwapReq_mshr_misses::total 57 # number of SwapReq MSHR misses -system.cpu3.dcache.demand_mshr_misses::cpu3.data 270 # number of demand (read+write) MSHR misses -system.cpu3.dcache.demand_mshr_misses::total 270 # number of demand (read+write) MSHR misses -system.cpu3.dcache.overall_mshr_misses::cpu3.data 270 # number of overall MSHR misses -system.cpu3.dcache.overall_mshr_misses::total 270 # number of overall MSHR misses -system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 1399500 # number of ReadReq MSHR miss cycles -system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1399500 # number of ReadReq MSHR miss cycles -system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1252500 # number of WriteReq MSHR miss cycles -system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1252500 # number of WriteReq MSHR miss cycles -system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 509500 # number of SwapReq MSHR miss cycles -system.cpu3.dcache.SwapReq_mshr_miss_latency::total 509500 # number of SwapReq MSHR miss cycles -system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2652000 # number of demand (read+write) MSHR miss cycles -system.cpu3.dcache.demand_mshr_miss_latency::total 2652000 # number of demand (read+write) MSHR miss cycles -system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2652000 # number of overall MSHR miss cycles -system.cpu3.dcache.overall_mshr_miss_latency::total 2652000 # number of overall MSHR miss cycles -system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.004657 # mshr miss rate for ReadReq accesses -system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.004657 # mshr miss rate for ReadReq accesses -system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.004896 # mshr miss rate for WriteReq accesses -system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.004896 # mshr miss rate for WriteReq accesses -system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.770270 # mshr miss rate for SwapReq accesses -system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.770270 # mshr miss rate for SwapReq accesses -system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.004747 # mshr miss rate for demand accesses -system.cpu3.dcache.demand_mshr_miss_rate::total 0.004747 # mshr miss rate for demand accesses -system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.004747 # mshr miss rate for overall accesses -system.cpu3.dcache.overall_mshr_miss_rate::total 0.004747 # mshr miss rate for overall accesses -system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 8481.818182 # average ReadReq mshr miss latency -system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 8481.818182 # average ReadReq mshr miss latency -system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 11928.571429 # average WriteReq mshr miss latency -system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11928.571429 # average WriteReq mshr miss latency -system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 8938.596491 # average SwapReq mshr miss latency -system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 8938.596491 # average SwapReq mshr miss latency -system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 9822.222222 # average overall mshr miss latency -system.cpu3.dcache.demand_avg_mshr_miss_latency::total 9822.222222 # average overall mshr miss latency -system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 9822.222222 # average overall mshr miss latency -system.cpu3.dcache.overall_avg_mshr_miss_latency::total 9822.222222 # average overall mshr miss latency +system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data 273 # number of ReadReq MSHR hits +system.cpu3.dcache.ReadReq_mshr_hits::total 273 # number of ReadReq MSHR hits +system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data 33 # number of WriteReq MSHR hits +system.cpu3.dcache.WriteReq_mshr_hits::total 33 # number of WriteReq MSHR hits +system.cpu3.dcache.demand_mshr_hits::cpu3.data 306 # number of demand (read+write) MSHR hits +system.cpu3.dcache.demand_mshr_hits::total 306 # number of demand (read+write) MSHR hits +system.cpu3.dcache.overall_mshr_hits::cpu3.data 306 # number of overall MSHR hits +system.cpu3.dcache.overall_mshr_hits::total 306 # number of overall MSHR hits +system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 153 # number of ReadReq MSHR misses +system.cpu3.dcache.ReadReq_mshr_misses::total 153 # number of ReadReq MSHR misses +system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 109 # number of WriteReq MSHR misses +system.cpu3.dcache.WriteReq_mshr_misses::total 109 # number of WriteReq MSHR misses +system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 56 # number of SwapReq MSHR misses +system.cpu3.dcache.SwapReq_mshr_misses::total 56 # number of SwapReq MSHR misses +system.cpu3.dcache.demand_mshr_misses::cpu3.data 262 # number of demand (read+write) MSHR misses +system.cpu3.dcache.demand_mshr_misses::total 262 # number of demand (read+write) MSHR misses +system.cpu3.dcache.overall_mshr_misses::cpu3.data 262 # number of overall MSHR misses +system.cpu3.dcache.overall_mshr_misses::total 262 # number of overall MSHR misses +system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 1265000 # number of ReadReq MSHR miss cycles +system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1265000 # number of ReadReq MSHR miss cycles +system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1159500 # number of WriteReq MSHR miss cycles +system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1159500 # number of WriteReq MSHR miss cycles +system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 443000 # number of SwapReq MSHR miss cycles +system.cpu3.dcache.SwapReq_mshr_miss_latency::total 443000 # number of SwapReq MSHR miss cycles +system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2424500 # number of demand (read+write) MSHR miss cycles +system.cpu3.dcache.demand_mshr_miss_latency::total 2424500 # number of demand (read+write) MSHR miss cycles +system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2424500 # number of overall MSHR miss cycles +system.cpu3.dcache.overall_mshr_miss_latency::total 2424500 # number of overall MSHR miss cycles +system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.003166 # mshr miss rate for ReadReq accesses +system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.003166 # mshr miss rate for ReadReq accesses +system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.002815 # mshr miss rate for WriteReq accesses +system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.002815 # mshr miss rate for WriteReq accesses +system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.835821 # mshr miss rate for SwapReq accesses +system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.835821 # mshr miss rate for SwapReq accesses +system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.003010 # mshr miss rate for demand accesses +system.cpu3.dcache.demand_mshr_miss_rate::total 0.003010 # mshr miss rate for demand accesses +system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.003010 # mshr miss rate for overall accesses +system.cpu3.dcache.overall_mshr_miss_rate::total 0.003010 # mshr miss rate for overall accesses +system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 8267.973856 # average ReadReq mshr miss latency +system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 8267.973856 # average ReadReq mshr miss latency +system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 10637.614679 # average WriteReq mshr miss latency +system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10637.614679 # average WriteReq mshr miss latency +system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 7910.714286 # average SwapReq mshr miss latency +system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 7910.714286 # average SwapReq mshr miss latency +system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 9253.816794 # average overall mshr miss latency +system.cpu3.dcache.demand_avg_mshr_miss_latency::total 9253.816794 # average overall mshr miss latency +system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 9253.816794 # average overall mshr miss latency +system.cpu3.dcache.overall_avg_mshr_miss_latency::total 9253.816794 # average overall mshr miss latency system.cpu3.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.l2c.replacements 0 # number of replacements -system.l2c.tagsinuse 434.763271 # Cycle average of tags in use -system.l2c.total_refs 1477 # Total number of references to valid blocks. -system.l2c.sampled_refs 535 # Sample count of references to valid blocks. -system.l2c.avg_refs 2.760748 # Average number of references to valid blocks. +system.l2c.tagsinuse 425.296596 # Cycle average of tags in use +system.l2c.total_refs 1448 # Total number of references to valid blocks. +system.l2c.sampled_refs 525 # Sample count of references to valid blocks. +system.l2c.avg_refs 2.758095 # Average number of references to valid blocks. system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 0.835045 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 293.557210 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 59.439095 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 69.391444 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 5.684600 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.inst 3.455152 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.data 0.725294 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu3.inst 0.907046 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu3.data 0.768385 # Average occupied blocks per requestor +system.l2c.occ_blocks::writebacks 0.828895 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 289.891501 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 59.268437 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 63.508816 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 5.639642 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.inst 2.310248 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.data 0.728233 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu3.inst 2.354110 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu3.data 0.766714 # Average occupied blocks per requestor system.l2c.occ_percent::writebacks 0.000013 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.004479 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.000907 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.001059 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.000087 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.inst 0.000053 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.004423 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.000904 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.000969 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.000086 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.inst 0.000035 # Average percentage of cache occupancy system.l2c.occ_percent::cpu2.data 0.000011 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu3.inst 0.000014 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu3.inst 0.000036 # Average percentage of cache occupancy system.l2c.occ_percent::cpu3.data 0.000012 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.006634 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.inst 236 # number of ReadReq hits +system.l2c.occ_percent::total 0.006490 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.inst 229 # number of ReadReq hits system.l2c.ReadReq_hits::cpu0.data 5 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 348 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 342 # number of ReadReq hits system.l2c.ReadReq_hits::cpu1.data 5 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.inst 428 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.inst 421 # number of ReadReq hits system.l2c.ReadReq_hits::cpu2.data 11 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu3.inst 433 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu3.inst 424 # number of ReadReq hits system.l2c.ReadReq_hits::cpu3.data 11 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1477 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1448 # number of ReadReq hits system.l2c.Writeback_hits::writebacks 1 # number of Writeback hits system.l2c.Writeback_hits::total 1 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 3 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::total 3 # number of UpgradeReq hits -system.l2c.demand_hits::cpu0.inst 236 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 229 # number of demand (read+write) hits system.l2c.demand_hits::cpu0.data 5 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 348 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 342 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.data 5 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 428 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.inst 421 # number of demand (read+write) hits system.l2c.demand_hits::cpu2.data 11 # number of demand (read+write) hits -system.l2c.demand_hits::cpu3.inst 433 # number of demand (read+write) hits +system.l2c.demand_hits::cpu3.inst 424 # number of demand (read+write) hits system.l2c.demand_hits::cpu3.data 11 # number of demand (read+write) hits -system.l2c.demand_hits::total 1477 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 236 # number of overall hits +system.l2c.demand_hits::total 1448 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 229 # number of overall hits system.l2c.overall_hits::cpu0.data 5 # number of overall hits -system.l2c.overall_hits::cpu1.inst 348 # number of overall hits +system.l2c.overall_hits::cpu1.inst 342 # number of overall hits system.l2c.overall_hits::cpu1.data 5 # number of overall hits -system.l2c.overall_hits::cpu2.inst 428 # number of overall hits +system.l2c.overall_hits::cpu2.inst 421 # number of overall hits system.l2c.overall_hits::cpu2.data 11 # number of overall hits -system.l2c.overall_hits::cpu3.inst 433 # number of overall hits +system.l2c.overall_hits::cpu3.inst 424 # number of overall hits system.l2c.overall_hits::cpu3.data 11 # number of overall hits -system.l2c.overall_hits::total 1477 # number of overall hits -system.l2c.ReadReq_misses::cpu0.inst 361 # number of ReadReq misses +system.l2c.overall_hits::total 1448 # number of overall hits +system.l2c.ReadReq_misses::cpu0.inst 359 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.data 74 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 88 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 83 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.data 7 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 10 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.inst 8 # number of ReadReq misses system.l2c.ReadReq_misses::cpu2.data 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu3.inst 3 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu3.inst 4 # number of ReadReq misses system.l2c.ReadReq_misses::cpu3.data 1 # number of ReadReq misses -system.l2c.ReadReq_misses::total 545 # number of ReadReq misses +system.l2c.ReadReq_misses::total 537 # number of ReadReq misses system.l2c.UpgradeReq_misses::cpu0.data 19 # number of UpgradeReq misses system.l2c.UpgradeReq_misses::cpu1.data 18 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2.data 19 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu2.data 15 # number of UpgradeReq misses system.l2c.UpgradeReq_misses::cpu3.data 20 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 76 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 72 # number of UpgradeReq misses system.l2c.ReadExReq_misses::cpu0.data 94 # number of ReadExReq misses system.l2c.ReadExReq_misses::cpu1.data 13 # number of ReadExReq misses system.l2c.ReadExReq_misses::cpu2.data 12 # number of ReadExReq misses system.l2c.ReadExReq_misses::cpu3.data 12 # number of ReadExReq misses system.l2c.ReadExReq_misses::total 131 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.inst 361 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 359 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.data 168 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 88 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 83 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.data 20 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 10 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 8 # number of demand (read+write) misses system.l2c.demand_misses::cpu2.data 13 # number of demand (read+write) misses -system.l2c.demand_misses::cpu3.inst 3 # number of demand (read+write) misses +system.l2c.demand_misses::cpu3.inst 4 # number of demand (read+write) misses system.l2c.demand_misses::cpu3.data 13 # number of demand (read+write) misses -system.l2c.demand_misses::total 676 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 361 # number of overall misses +system.l2c.demand_misses::total 668 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 359 # number of overall misses system.l2c.overall_misses::cpu0.data 168 # number of overall misses -system.l2c.overall_misses::cpu1.inst 88 # number of overall misses +system.l2c.overall_misses::cpu1.inst 83 # number of overall misses system.l2c.overall_misses::cpu1.data 20 # number of overall misses -system.l2c.overall_misses::cpu2.inst 10 # number of overall misses +system.l2c.overall_misses::cpu2.inst 8 # number of overall misses system.l2c.overall_misses::cpu2.data 13 # number of overall misses -system.l2c.overall_misses::cpu3.inst 3 # number of overall misses +system.l2c.overall_misses::cpu3.inst 4 # number of overall misses system.l2c.overall_misses::cpu3.data 13 # number of overall misses -system.l2c.overall_misses::total 676 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.inst 17680000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 4074500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 4823500 # number of ReadReq miss cycles +system.l2c.overall_misses::total 668 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.inst 17565000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 4069000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 4146500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu1.data 381000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 461000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 396000 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu2.data 68500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu3.inst 144000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu3.inst 233000 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu3.data 68500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 27701000 # number of ReadReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 5009000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 896000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 701499 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu3.data 662000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 7268499 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 17680000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 9083500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 4823500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 1277000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 461000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 769999 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu3.inst 144000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu3.data 730500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 34969499 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 17680000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 9083500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 4823500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 1277000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 461000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 769999 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu3.inst 144000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu3.data 730500 # number of overall miss cycles -system.l2c.overall_miss_latency::total 34969499 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 597 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_miss_latency::total 26927500 # number of ReadReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 5000500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 881000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 699500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu3.data 661500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 7242500 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 17565000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 9069500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 4146500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 1262000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 396000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 768000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu3.inst 233000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu3.data 730000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 34170000 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 17565000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 9069500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 4146500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 1262000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 396000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 768000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu3.inst 233000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu3.data 730000 # number of overall miss cycles +system.l2c.overall_miss_latency::total 34170000 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 588 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu0.data 79 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 436 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 425 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.data 12 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 438 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 429 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu2.data 12 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu3.inst 436 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu3.inst 428 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu3.data 12 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2022 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1985 # number of ReadReq accesses(hits+misses) system.l2c.Writeback_accesses::writebacks 1 # number of Writeback accesses(hits+misses) system.l2c.Writeback_accesses::total 1 # number of Writeback accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu0.data 22 # number of UpgradeReq accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu1.data 18 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 19 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 15 # number of UpgradeReq accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu3.data 20 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 79 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 75 # number of UpgradeReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu0.data 94 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu1.data 13 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu2.data 12 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu3.data 12 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::total 131 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 597 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 588 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu0.data 173 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 436 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 425 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.data 25 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 438 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 429 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu2.data 24 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu3.inst 436 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu3.inst 428 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu3.data 24 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2153 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 597 # number of overall (read+write) accesses +system.l2c.demand_accesses::total 2116 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 588 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu0.data 173 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 436 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 425 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.data 25 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 438 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 429 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu2.data 24 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu3.inst 436 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu3.inst 428 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu3.data 24 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2153 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.604690 # miss rate for ReadReq accesses +system.l2c.overall_accesses::total 2116 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.610544 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu0.data 0.936709 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.201835 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.195294 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu1.data 0.583333 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.022831 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.018648 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu2.data 0.083333 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu3.inst 0.006881 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu3.inst 0.009346 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu3.data 0.083333 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.269535 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.270529 # miss rate for ReadReq accesses system.l2c.UpgradeReq_miss_rate::cpu0.data 0.863636 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu1.data 1 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu2.data 1 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu3.data 1 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.962025 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.960000 # miss rate for UpgradeReq accesses system.l2c.ReadExReq_miss_rate::cpu0.data 1 # miss rate for ReadExReq accesses system.l2c.ReadExReq_miss_rate::cpu1.data 1 # miss rate for ReadExReq accesses system.l2c.ReadExReq_miss_rate::cpu2.data 1 # miss rate for ReadExReq accesses system.l2c.ReadExReq_miss_rate::cpu3.data 1 # miss rate for ReadExReq accesses system.l2c.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.604690 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.610544 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu0.data 0.971098 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.201835 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.195294 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu1.data 0.800000 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.022831 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.018648 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu2.data 0.541667 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu3.inst 0.006881 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu3.inst 0.009346 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu3.data 0.541667 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.313980 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.604690 # miss rate for overall accesses +system.l2c.demand_miss_rate::total 0.315690 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.610544 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu0.data 0.971098 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.201835 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.195294 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu1.data 0.800000 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.022831 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.018648 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu2.data 0.541667 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu3.inst 0.006881 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu3.inst 0.009346 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu3.data 0.541667 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.313980 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 48975.069252 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 55060.810811 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 54812.500000 # average ReadReq miss latency +system.l2c.overall_miss_rate::total 0.315690 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 48927.576602 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 54986.486486 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 49957.831325 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu1.data 54428.571429 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 46100 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 49500 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu2.data 68500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu3.inst 48000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu3.inst 58250 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu3.data 68500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 50827.522936 # average ReadReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 53287.234043 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 68923.076923 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 58458.250000 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu3.data 55166.666667 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 55484.725191 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 48975.069252 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 54068.452381 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 54812.500000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 63850 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 46100 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 59230.692308 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu3.inst 48000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu3.data 56192.307692 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 51730.028107 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 48975.069252 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 54068.452381 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 54812.500000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 63850 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 46100 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 59230.692308 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu3.inst 48000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu3.data 56192.307692 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 51730.028107 # average overall miss latency +system.l2c.ReadReq_avg_miss_latency::total 50144.320298 # average ReadReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 53196.808511 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 67769.230769 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 58291.666667 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu3.data 55125 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 55286.259542 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 48927.576602 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 53985.119048 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 49957.831325 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 63100 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 49500 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 59076.923077 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu3.inst 58250 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu3.data 56153.846154 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 51152.694611 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 48927.576602 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 53985.119048 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 49957.831325 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 63100 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 49500 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 59076.923077 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu3.inst 58250 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu3.data 56153.846154 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 51152.694611 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -2353,166 +2352,166 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed +system.l2c.ReadReq_mshr_hits::cpu0.inst 2 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.inst 2 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu2.inst 4 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu3.inst 1 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 7 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu2.inst 5 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 9 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu0.inst 2 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu1.inst 2 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu2.inst 4 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu3.inst 1 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 7 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu2.inst 5 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 9 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0.inst 2 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu1.inst 2 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu2.inst 4 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu3.inst 1 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 7 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.inst 361 # number of ReadReq MSHR misses +system.l2c.overall_mshr_hits::cpu2.inst 5 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 9 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.inst 357 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.data 74 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 86 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 81 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu1.data 7 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 6 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 3 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu2.data 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu3.inst 2 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu3.inst 4 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu3.data 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 538 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 528 # number of ReadReq MSHR misses system.l2c.UpgradeReq_mshr_misses::cpu0.data 19 # number of UpgradeReq MSHR misses system.l2c.UpgradeReq_mshr_misses::cpu1.data 18 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2.data 19 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2.data 15 # number of UpgradeReq MSHR misses system.l2c.UpgradeReq_mshr_misses::cpu3.data 20 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 76 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 72 # number of UpgradeReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu0.data 94 # number of ReadExReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu1.data 13 # number of ReadExReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu2.data 12 # number of ReadExReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu3.data 12 # number of ReadExReq MSHR misses system.l2c.ReadExReq_mshr_misses::total 131 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 361 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 357 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.data 168 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 86 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 81 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu1.data 20 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 6 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 3 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu2.data 13 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu3.inst 2 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu3.inst 4 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu3.data 13 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 669 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 361 # number of overall MSHR misses +system.l2c.demand_mshr_misses::total 659 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 357 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.data 168 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 86 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 81 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu1.data 20 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 6 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.inst 3 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu2.data 13 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu3.inst 2 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu3.inst 4 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu3.data 13 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 669 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 13144576 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 3156576 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 3651132 # number of ReadReq MSHR miss cycles +system.l2c.overall_mshr_misses::total 659 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 13017059 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 3150576 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 3026126 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu1.data 293010 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 201008 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 103002 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu2.data 56002 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 56004 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 181507 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu3.data 56002 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 20614310 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 194011 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 181016 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 190518 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 204511 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 770056 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3841108 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 734514 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 550017 # number of ReadExReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 19883284 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 193013 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 181515 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 153009 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 200519 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 728056 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3829610 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 719513 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 549018 # number of ReadExReq MSHR miss cycles system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 511018 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 5636657 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 13144576 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 6997684 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 3651132 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 1027524 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 201008 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 606019 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu3.inst 56004 # number of demand (read+write) MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 5609159 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 13017059 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 6980186 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 3026126 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 1012523 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 103002 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 605020 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu3.inst 181507 # number of demand (read+write) MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu3.data 567020 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 26250967 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 13144576 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 6997684 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 3651132 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 1027524 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 201008 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 606019 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu3.inst 56004 # number of overall MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 25492443 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 13017059 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 6980186 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 3026126 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 1012523 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 103002 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 605020 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu3.inst 181507 # number of overall MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu3.data 567020 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 26250967 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.604690 # mshr miss rate for ReadReq accesses +system.l2c.overall_mshr_miss_latency::total 25492443 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.936709 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.197248 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.190588 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.583333 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.013699 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.006993 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.083333 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.004587 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.009346 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu3.data 0.083333 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.266073 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.265995 # mshr miss rate for ReadReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.863636 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.962025 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.960000 # mshr miss rate for UpgradeReq accesses system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.604690 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu0.data 0.971098 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.197248 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.190588 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu1.data 0.800000 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.013699 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.006993 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu2.data 0.541667 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu3.inst 0.004587 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu3.inst 0.009346 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu3.data 0.541667 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.310729 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.604690 # mshr miss rate for overall accesses +system.l2c.demand_mshr_miss_rate::total 0.311437 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu0.data 0.971098 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.197248 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.190588 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu1.data 0.800000 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.013699 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.006993 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu2.data 0.541667 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu3.inst 0.004587 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu3.inst 0.009346 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu3.data 0.541667 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.310729 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 36411.567867 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 42656.432432 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 42455.023256 # average ReadReq mshr miss latency +system.l2c.overall_mshr_miss_rate::total 0.311437 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 36462.350140 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 42575.351351 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 37359.580247 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 41858.571429 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 33501.333333 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 34334 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 56002 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 28002 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 45376.750000 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.data 56002 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 38316.561338 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10211.105263 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10056.444444 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10027.263158 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 10225.550000 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10132.315789 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40862.851064 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 56501.076923 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 45834.750000 # average ReadExReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 37657.734848 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10158.578947 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10084.166667 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10200.600000 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 10025.950000 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10111.888889 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40740.531915 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 55347.153846 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 45751.500000 # average ReadExReq mshr miss latency system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 42584.833333 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 43027.916031 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 36411.567867 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 41652.880952 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 42455.023256 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 51376.200000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 33501.333333 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 46616.846154 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 28002 # average overall mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 42818.007634 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 36462.350140 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 41548.726190 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 37359.580247 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 50626.150000 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 34334 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 46540 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 45376.750000 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu3.data 43616.923077 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 39239.113602 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 36411.567867 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 41652.880952 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 42455.023256 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 51376.200000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 33501.333333 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 46616.846154 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 28002 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 38683.525038 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 36462.350140 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 41548.726190 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 37359.580247 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 50626.150000 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 34334 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 46540 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 45376.750000 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu3.data 43616.923077 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 39239.113602 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 38683.525038 # average overall mshr miss latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/config.ini b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/config.ini index 980beb479..6cfde7057 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/config.ini +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu0 cpu1 cpu2 cpu3 l2c membus physmem toL2Bus boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -65,10 +65,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -76,11 +76,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -96,10 +96,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -107,11 +107,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -136,7 +136,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/m5threads/bin/sparc/linux/test_atomic +executable=/projects/pd/randd/dist/test-progs/m5threads/bin/sparc/linux/test_atomic gid=100 input=cin max_stack_size=67108864 @@ -184,10 +184,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -195,11 +195,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -215,10 +215,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -226,11 +226,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -284,10 +284,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -295,11 +295,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -315,10 +315,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -326,11 +326,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -384,10 +384,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -395,11 +395,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -415,10 +415,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -426,11 +426,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -452,22 +452,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=10000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=92 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=10000 +response_latency=20 size=4194304 subblock_size=0 system=system -tgts_per_mshr=16 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -487,7 +487,7 @@ slave=system.l2c.mem_side system.system_port [system.physmem] type=SimpleMemory bandwidth=73.000000 -clock=1 +clock=1000 conf_table_reported=false in_addr_map=true latency=30000 @@ -500,7 +500,7 @@ port=system.membus.master[0] [system.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false width=8 diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/simout b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/simout index 77c22c008..c63257902 100755 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/simout +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/simout @@ -1,9 +1,9 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:13:36 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:45:52 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/simple-atomic-mp -re tests/run.py build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/simple-atomic-mp Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt index 686f019bc..bb7e4e4f9 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000088 # Nu sim_ticks 87707000 # Number of ticks simulated final_tick 87707000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 163854 # Simulator instruction rate (inst/s) -host_op_rate 163852 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 21217098 # Simulator tick rate (ticks/s) -host_mem_usage 1151472 # Number of bytes of host memory used -host_seconds 4.13 # Real time elapsed on the host +host_inst_rate 174734 # Simulator instruction rate (inst/s) +host_op_rate 174733 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 22625965 # Simulator tick rate (ticks/s) +host_mem_usage 1150028 # Number of bytes of host memory used +host_seconds 3.88 # Real time elapsed on the host sim_insts 677327 # Number of instructions simulated sim_ops 677327 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu0.inst 18048 # Number of bytes read from this memory diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/config.ini b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/config.ini index c224b90ec..244af9704 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/config.ini +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu0 cpu1 cpu2 cpu3 l2c membus physmem toL2Bus boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -61,10 +61,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -72,11 +72,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -92,10 +92,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -103,11 +103,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -132,7 +132,7 @@ egid=100 env= errout=cerr euid=100 -executable=tests/test-progs/m5threads/bin/sparc/linux/test_atomic +executable=/projects/pd/randd/dist/test-progs/m5threads/bin/sparc/linux/test_atomic gid=100 input=cin max_stack_size=67108864 @@ -176,10 +176,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -187,11 +187,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -207,10 +207,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -218,11 +218,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -272,10 +272,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -283,11 +283,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -303,10 +303,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -314,11 +314,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -368,10 +368,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=4 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -379,11 +379,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -399,10 +399,10 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=1 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 mshrs=4 @@ -410,11 +410,11 @@ prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=32768 subblock_size=0 system=system -tgts_per_mshr=8 +tgts_per_mshr=20 trace_addr=0 two_queue=false write_buffers=8 @@ -436,22 +436,22 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=10000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=92 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=10000 +response_latency=20 size=4194304 subblock_size=0 system=system -tgts_per_mshr=16 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -471,7 +471,7 @@ slave=system.l2c.mem_side system.system_port [system.physmem] type=SimpleMemory bandwidth=73.000000 -clock=1 +clock=1000 conf_table_reported=false in_addr_map=true latency=30000 @@ -484,7 +484,7 @@ port=system.membus.master[0] [system.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false width=8 diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/simout b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/simout index d61ea072e..3b151bc02 100755 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/simout +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/simout @@ -1,82 +1,82 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 13 2012 17:04:37 -gem5 started Aug 13 2012 18:13:39 -gem5 executing on zizzer +gem5 compiled Nov 2 2012 11:45:16 +gem5 started Nov 2 2012 11:46:01 +gem5 executing on u200540-lin command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/simple-timing-mp -re tests/run.py build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/simple-timing-mp Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Init done -[Iteration 1, Thread 1] Got lock -[Iteration 1, Thread 1] Critical section done, previously next=0, now next=1 -[Iteration 1, Thread 2] Got lock -[Iteration 1, Thread 2] Critical section done, previously next=1, now next=2 [Iteration 1, Thread 3] Got lock -[Iteration 1, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 1, Thread 3] Critical section done, previously next=0, now next=3 +[Iteration 1, Thread 2] Got lock +[Iteration 1, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 1, Thread 1] Got lock +[Iteration 1, Thread 1] Critical section done, previously next=2, now next=1 Iteration 1 completed -[Iteration 2, Thread 1] Got lock -[Iteration 2, Thread 1] Critical section done, previously next=0, now next=1 -[Iteration 2, Thread 3] Got lock -[Iteration 2, Thread 3] Critical section done, previously next=1, now next=3 [Iteration 2, Thread 2] Got lock -[Iteration 2, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 2, Thread 2] Critical section done, previously next=0, now next=2 +[Iteration 2, Thread 3] Got lock +[Iteration 2, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 2, Thread 1] Got lock +[Iteration 2, Thread 1] Critical section done, previously next=3, now next=1 Iteration 2 completed +[Iteration 3, Thread 2] Got lock +[Iteration 3, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 3, Thread 1] Got lock -[Iteration 3, Thread 1] Critical section done, previously next=0, now next=1 +[Iteration 3, Thread 1] Critical section done, previously next=2, now next=1 [Iteration 3, Thread 3] Got lock [Iteration 3, Thread 3] Critical section done, previously next=1, now next=3 -[Iteration 3, Thread 2] Got lock -[Iteration 3, Thread 2] Critical section done, previously next=3, now next=2 Iteration 3 completed -[Iteration 4, Thread 1] Got lock -[Iteration 4, Thread 1] Critical section done, previously next=0, now next=1 -[Iteration 4, Thread 3] Got lock -[Iteration 4, Thread 3] Critical section done, previously next=1, now next=3 [Iteration 4, Thread 2] Got lock -[Iteration 4, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 4, Thread 2] Critical section done, previously next=0, now next=2 +[Iteration 4, Thread 3] Got lock +[Iteration 4, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 4, Thread 1] Got lock +[Iteration 4, Thread 1] Critical section done, previously next=3, now next=1 Iteration 4 completed +[Iteration 5, Thread 2] Got lock +[Iteration 5, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 5, Thread 1] Got lock -[Iteration 5, Thread 1] Critical section done, previously next=0, now next=1 +[Iteration 5, Thread 1] Critical section done, previously next=2, now next=1 [Iteration 5, Thread 3] Got lock [Iteration 5, Thread 3] Critical section done, previously next=1, now next=3 -[Iteration 5, Thread 2] Got lock -[Iteration 5, Thread 2] Critical section done, previously next=3, now next=2 Iteration 5 completed -[Iteration 6, Thread 1] Got lock -[Iteration 6, Thread 1] Critical section done, previously next=0, now next=1 -[Iteration 6, Thread 3] Got lock -[Iteration 6, Thread 3] Critical section done, previously next=1, now next=3 [Iteration 6, Thread 2] Got lock -[Iteration 6, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 6, Thread 2] Critical section done, previously next=0, now next=2 +[Iteration 6, Thread 3] Got lock +[Iteration 6, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 6, Thread 1] Got lock +[Iteration 6, Thread 1] Critical section done, previously next=3, now next=1 Iteration 6 completed +[Iteration 7, Thread 2] Got lock +[Iteration 7, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 7, Thread 1] Got lock -[Iteration 7, Thread 1] Critical section done, previously next=0, now next=1 +[Iteration 7, Thread 1] Critical section done, previously next=2, now next=1 [Iteration 7, Thread 3] Got lock [Iteration 7, Thread 3] Critical section done, previously next=1, now next=3 -[Iteration 7, Thread 2] Got lock -[Iteration 7, Thread 2] Critical section done, previously next=3, now next=2 Iteration 7 completed -[Iteration 8, Thread 1] Got lock -[Iteration 8, Thread 1] Critical section done, previously next=0, now next=1 -[Iteration 8, Thread 3] Got lock -[Iteration 8, Thread 3] Critical section done, previously next=1, now next=3 [Iteration 8, Thread 2] Got lock -[Iteration 8, Thread 2] Critical section done, previously next=3, now next=2 +[Iteration 8, Thread 2] Critical section done, previously next=0, now next=2 +[Iteration 8, Thread 3] Got lock +[Iteration 8, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 8, Thread 1] Got lock +[Iteration 8, Thread 1] Critical section done, previously next=3, now next=1 Iteration 8 completed +[Iteration 9, Thread 2] Got lock +[Iteration 9, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 9, Thread 1] Got lock -[Iteration 9, Thread 1] Critical section done, previously next=0, now next=1 +[Iteration 9, Thread 1] Critical section done, previously next=2, now next=1 [Iteration 9, Thread 3] Got lock [Iteration 9, Thread 3] Critical section done, previously next=1, now next=3 -[Iteration 9, Thread 2] Got lock -[Iteration 9, Thread 2] Critical section done, previously next=3, now next=2 Iteration 9 completed -[Iteration 10, Thread 1] Got lock -[Iteration 10, Thread 1] Critical section done, previously next=0, now next=1 [Iteration 10, Thread 2] Got lock -[Iteration 10, Thread 2] Critical section done, previously next=1, now next=2 +[Iteration 10, Thread 2] Critical section done, previously next=0, now next=2 [Iteration 10, Thread 3] Got lock [Iteration 10, Thread 3] Critical section done, previously next=2, now next=3 +[Iteration 10, Thread 1] Got lock +[Iteration 10, Thread 1] Critical section done, previously next=3, now next=1 Iteration 10 completed PASSED :-) -Exiting @ tick 268898000 because target called exit() +Exiting @ tick 261623500 because target called exit() diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt index df50fe29d..6b9b27a43 100644 --- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt +++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000262 # Nu sim_ticks 261623500 # Number of ticks simulated final_tick 261623500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 776063 # Simulator instruction rate (inst/s) -host_op_rate 776047 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 307506962 # Simulator tick rate (ticks/s) -host_mem_usage 231300 # Number of bytes of host memory used -host_seconds 0.85 # Real time elapsed on the host +host_inst_rate 114971 # Simulator instruction rate (inst/s) +host_op_rate 114971 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 45557694 # Simulator tick rate (ticks/s) +host_mem_usage 232524 # Number of bytes of host memory used +host_seconds 5.74 # Real time elapsed on the host sim_insts 660239 # Number of instructions simulated sim_ops 660239 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu0.inst 18240 # Number of bytes read from this memory |