gem5 - gem5

Age	Commit message (Expand)	Author
2012-09-25	ARM: Inst writing to cntrlReg registers not set as control inst	Nathanael Premillieu
2012-09-25	ARM: Predict target of more instructions that modify PC.	Ali Saidi
2012-09-25	gem5: Update the README file to be a bit less out-of-date.	Ali Saidi
2012-09-25	build: Add missing dependencies when building param SWIG interfaces	Andreas Sandberg
2012-09-24	Stats: Update stats for twosys-tsunami after setting CPU clock	Andreas Hansson
2012-09-24	Regression: Set the clock for twosys-tsunami CPUs	Andreas Hansson
2012-09-23	RubyPort and Sequencer: Fix draining	Joel Hestness
2012-09-21	SimpleDRAM: A basic SimpleDRAM regression	Andreas Hansson
2012-09-21	DRAM: Introduce SimpleDRAM to capture a high-level controller	Andreas Hansson
2012-09-21	TrafficGen: Add a basic traffic generator regression	Andreas Hansson
2012-09-21	TrafficGen: Add a basic traffic generator	Andreas Hansson
2012-09-21	Mem: Tidy up bus member variables types	Andreas Hansson
2012-09-21	Scons: Verbose messages when dependencies are not installed	Andreas Hansson
2012-09-21	SE: Ignore FUTEX_PRIVATE_FLAG of sys_futex	Lluc Alvarez
2012-09-20	bus: removed outdated warn regarding 64 B block sizes	Anthony Gutierrez
2012-09-19	Mem: Remove the file parameter from AbstractMemory	Andreas Hansson
2012-09-19	AddrRange: Transition from Range<T> to AddrRange	Andreas Hansson
2012-09-19	AddrRange: Simplify Range by removing stream input/output	Andreas Hansson
2012-09-19	AddrRange: Remove unused range_multimap	Andreas Hansson
2012-09-19	AddrRange: Simplify AddrRange params Python hierarchy	Andreas Hansson
2012-09-18	ruby: eliminate typedef integer_t	Nilay Vaish
2012-09-18	ruby: avoid using g_system_ptr for event scheduling	Nilay Vaish
2012-09-18	Stats: Update stats to reflect SimpleMemory bandwidth	Andreas Hansson
2012-09-18	Mem: Add a maximum bandwidth to SimpleMemory	Andreas Hansson
2012-09-14	gcc: Enable Link-Time Optimization for gcc >= 4.6	Andreas Hansson
2012-09-14	scons: Add a target for google-perftools profiling	Andreas Hansson
2012-09-14	scons: Restructure ccflags and ldflags	Andreas Hansson
2012-09-14	scons: Use c++0x with gcc >= 4.4 instead of 4.6	Andreas Hansson
2012-09-13	Stats: Remove the reference stats that are no longer present	Andreas Hansson
2012-09-12	se.py Ruby: Connect TLB walker ports	Joel Hestness
2012-09-12	Standard Switch: Drain the system before switching CPUs	Joel Hestness
2012-09-12	Base CPU: Initialize profileEvent to NULL	Joel Hestness
2012-09-12	Ruby: Modify Scons so that we can put .sm files in extras	Jason Power
2012-09-12	stats: remove duplicate instruction stats from the commit stage	Anthony Gutierrez
2012-09-11	se.py: removes error in passing options to a binary	Nilay Vaish
2012-09-11	clang: Fix issues identified by the clang static analyzer	Andreas Hansson
2012-09-11	Checkpoint: Pass maxtick to avoid undefined variable	Andreas Hansson
2012-09-11	Cache: Split invalidateBlk up to seperate block vs. tags	Lena Olson
2012-09-11	x86 Regressions: Update stats due to register predication	Nilay Vaish
2012-09-11	X86: make use of register predication	Nilay Vaish
2012-09-11	x86: Add a separate register for D flag bit	Nilay Vaish
2012-06-03	ISA Parser: Allow predication of source and destination registers	Nilay Vaish
2012-09-11	Ruby: Use uint32_t instead of uint32 everywhere	Nilay Vaish
2012-09-11	Ruby: Use uint8_t instead of uint8 everywhere	Nilay Vaish
2012-09-10	Regression: Updates due to changes to Ruby memory controller	Nilay Vaish
2012-09-10	Ruby System: Convert to Clocked Object	Nilay Vaish
2012-09-10	Ruby Slicc: remove the call to cin.get() function	Nilay Vaish
2012-09-10	Ruby: Bump the stats after recent memory controller changes	Andreas Hansson
2012-09-10	Mem: Allow serializing of more than INT_MAX bytes	Marco Elver
2012-09-10	NetBSD: Build on NetBSD	Palle Lyckegaard