Age | Commit message (Collapse) | Author |
|
Spec2k benchmarks seem to run with atomic or timing mode simple
CPUs. Fixed up some constants, handling of 64 bit arguments,
and marked a few more syscalls ignoreFunc.
|
|
|
|
|
|
|
|
|
|
V2PCWUR, V2PCWUW,...)
|
|
|
|
|
|
This will help keep the high level decode together and not have it spread into
the subordinate decode stuff. The ##include lines still need to be on a line
by themselves, though.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
--HG--
rename : src/arch/arm/predecoder.hh => src/arch/arm/predecoder.cc
|
|
This is to avoid condition code based dependences from effectively serializing
instructions when the instruction doesn't actually use them.
|
|
|
|
|
|
|
|
thumb.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
--HG--
rename : src/arch/arm/isa/formats/unknown.isa => src/arch/arm/isa/formats/breakpoint.isa
|
|
|
|
that has cruft from 4 different ISAs.
|
|
|
|
|
|
|
|
When decrementing, the higher addressed half of a double word is at a 4 byte
smaller displacement.
|
|
them to do nothing.
|
|
|
|
|