summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2014-01-24arch, cpu: Add support for flattening misc register indexes.Ali Saidi
2014-01-24cpu: Add support for Memory+Barrier instruction types in O3 cpu.Giacomo Gabrielli
2014-01-24cpu: Add support for instructions that zero cache lines.Ali Saidi
2014-01-24cpu: Add CPU support for generatig wake up events when LLSC adresses are snoo...Ali Saidi
2014-01-24mem: Add flag to request if it was generated by a page table walkGiacomo Gabrielli
2014-01-24mem: Add support for a security bit in the memory systemGiacomo Gabrielli
2014-01-24sim: Add openat/fstatat syscalls and fix mremapChris Adeniyi-Jones
2014-01-24mem: Remove explict cast from memhelper.Ali Saidi
2014-01-24Cache: Collect very basic stats on tag and data accessesTimothy M. Jones
2014-01-24mem: per-thread cache occupancy and per-block agesDam Sunwoo
2014-01-24base: add support for probe points and common probesMatt Horsnell
2014-01-24sim: Expose the current voltage for each object as a statAndreas Hansson
2014-01-24sim: Expose the current clock period as a statAndreas Hansson
2014-01-24mem: track per-request latencies and access depths in the cache hierarchyMatt Horsnell
2014-01-24config: Make the Clock a Tick parameter like Latency/FrequencyAndreas Hansson
2014-01-24x86: Fix memory leak in table walkerAndreas Hansson
2014-01-24cpu: Relax check on squashed non-speculative instructionsAndreas Hansson
2014-01-24util: updated Streamline flow to support ARM DS-5 v5.17 protocolDam Sunwoo
2014-01-24cpu: remove faulty simpoint basic block inst count assertionDam Sunwoo
2014-01-17ruby: remove unused label no_vectorNilay Vaish
2014-01-10stats: updates due to changes to rubyNilay Vaish
2014-01-10ruby: move all statistics to stats.txt, eliminate ruby.statsNilay Vaish
2014-01-10stats: add function for adding two histogramsNilay Vaish
2014-01-09ruby: fix bug introduced to revision 8523754f8885Nilay Vaish
2014-01-08ruby: slicc: remove variable 'addr' used in calls to doTransitionNilay Vaish
2014-01-04ruby: add a three level MESI protocol.Nilay Vaish
2014-01-04ruby: rename MESI_CMP_directory to MESI_Two_LevelNilay Vaish
2014-01-04ruby: remove cntrl_id from python config scripts.Nilay Vaish
2014-01-04ruby: add support for clustersNilay Vaish
2014-01-04ruby: some small changesNilay Vaish
2014-01-03config, x86: move kernel specification from tests to FSConfig.pySteve Reinhardt
2014-01-03python: provide better error message for wrapped C++ methodsSteve Reinhardt
2014-01-03python: don't die on assignment to cloned objectSteve Reinhardt
2013-12-29sim: Add support for dynamic frequency scalingChristopher Torng
2013-12-29mips: Floating point convert bug fixChristopher Torng
2013-12-26stats: updates due to bug fixed in mesi coherence protocolNilay Vaish
2013-12-26ruby: fix bugs in mesi cmp directory protocolNilay Vaish
2013-12-20ruby: slicc: replace max_in_port_rank with number of inportsNilay Vaish
2013-12-20ruby: declare variables to be unsigned in Address.hhNilay Vaish
2013-12-20ruby: mesi: remove owner and sharer fields from directory tagsNilay Vaish
2013-12-03sim: reset stats after startupNilay Vaish
2013-12-03cpu: call BaseCPU startup() function in o3 cpuNilay Vaish
2013-12-03util: update checkpoint aggregation scriptNilay Vaish
2013-11-29base: Fix race in PollQueue and remove SIGALRM workaroundAndreas Sandberg
2013-11-29base: Clean up signal handlingAndreas Sandberg
2013-11-26stats: updates due to changes to ticksToCycles()Nilay Vaish
2013-11-26sim: correct ticksToCycles() function.Nilay Vaish
2013-10-15kvm: Set the perf exclude_host attribute if availableAndreas Sandberg
2013-11-26x86: Implementation of Int3 and Int_Ib in long modeChristian Menard
2013-11-26kvm: Remove the unused hostFreq member from BaseKvmCPUAndreas Sandberg
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-28 16:29:51 +0000