index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2018-07-24
systemc: Stub out the sc_module class and related functions.
Gabe Black
2018-07-24
systemc: Add a stubbed out implementation of the sc_sensitive class.
Gabe Black
2018-07-24
systemc: Add a stub implementation for sc_attr related classes.
Gabe Black
2018-07-24
cpu-o3: Missing freeing the heads of DepGraph in IQ squashing
Hanhwi Jang
2018-07-23
systemc: Add a stubbed out sc_event_finder class.
Gabe Black
2018-07-23
systemc: Implement a stub version of the sc_prim class.
Gabe Black
2018-07-23
systemc: Add stubbed out versions of sc_port and sc_export.
Gabe Black
2018-07-23
systemc: Add stubbed out versions of sc_event and related classes.
Gabe Black
2018-07-23
systemc: Add stubbed out versions of the sc_time functions.
Gabe Black
2018-07-23
systemc: Add the sc_nbdefs.hh header from Accellera.
Gabe Black
2018-07-23
systemc: Add a stub version of the sc_interface class.
Gabe Black
2018-07-23
systemc: Hook up sc_main.
Gabe Black
2018-07-23
systemc: Partially implement the sc_module_name class.
Gabe Black
2018-07-23
mem: Rename Packet::checkFunctional to trySatisfyFunctional
Robert Kovacsics
2018-07-20
mem: Removed "using namespace std;" from src/mem/packet.cc
Robert Kovacsics
2018-07-19
mem: Fix off-by-one error in checkFunctional, and simplify it
Robert Kovacsics
2018-07-19
mem-cache: Typo in comment: 'proceed' -> 'precede'
Robert Kovacsics
2018-07-17
dev, arm: accept and ignore writes to GIC APRn registers
Ciro Santilli
2018-07-16
systemc: Add a stub kernel SimObject.
Gabe Black
2018-07-16
systemc: Add a stubbed out sc_object class.
Gabe Black
2018-07-16
arch-arm: Introduce ARMv8.1 Virtual Timer System Registers
Giacomo Travaglini
2018-07-16
arch-arm: Introduce RAS System Registers
Giacomo Travaglini
2018-07-13
configs: Update the DRAM sweep script to use PyTrafficGen
Andreas Sandberg
2018-07-13
cpu: Add a Python-enabled traffic generator
Andreas Sandberg
2018-07-13
cpu: Support trace termination in BaseTrafficGen
Andreas Sandberg
2018-07-13
cpu: Unify error handling for address generators
Andreas Sandberg
2018-07-13
cpu: Split the traffic generator into two classes
Andreas Sandberg
2018-07-10
misc: Fix BaseCPU doxygen
Jason Lowe-Power
2018-07-09
arch-riscv: enable rudimentary fs simulation
Robert
2018-07-09
arch-riscv: Fix the srlw and srliw instructions.
Austin Harris
2018-06-29
base: Add a M5_PUBLIC and M5_LOCAL attribute macro
Andreas Sandberg
2018-06-28
python: Fix call bug in @cxxMethod when override is True
Andreas Sandberg
2018-06-28
cpu: Remove reduntant protobuf includes
Andreas Sandberg
2018-06-28
python: Fixup incorrect syntax in PyBind argument handler
Andreas Sandberg
2018-06-28
mem: Add a memory delay simulator
Andreas Sandberg
2018-06-28
arch-arm: Fix incorrect t{0,1}sz field in TTBCR
Andreas Sandberg
2018-06-28
base: Add an asymmetrical Coroutine class
Giacomo Travaglini
2018-06-26
gpu-compute: Remove unneeded Request::setVirt call
Alexandru Dutu
2018-06-26
python: Add support for multiplying proxies to compatible Param
Nikos Nikoleris
2018-06-26
scons: Generalize building binaries.
Gabe Black
2018-06-25
syscall_emul: adding symlink system call
Matt Sinclair
2018-06-25
syscall_emul: adding link system call
Matt Sinclair
2018-06-22
mem-cache: Promote deferred targets on cache clean responses
Nikos Nikoleris
2018-06-22
mem-cache: Promote targets that don't require writable
Nikos Nikoleris
2018-06-22
mem-cache: Fix promoting of targets that need writable
Nikos Nikoleris
2018-06-22
mem-cache: Selectively clear downstream pending
Nikos Nikoleris
2018-06-22
SConstruct: additional message for the error checking of the python 2.7 headers
Matteo M. Fusi
2018-06-22
arch-arm: AArch32 execution triggering AArch64 SW Break
Giacomo Travaglini
2018-06-22
arch-arm: BadMode checking if corresponding EL is implemented
Giacomo Travaglini
2018-06-21
base: Add a class which encapsulates Fibers.
Gabe Black
[next]