index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2012-03-01
VNC: spacing
Chander Sudanthi
2012-03-01
ARM: Add support for Versatile Express extended memory map
Ali Saidi
2012-03-01
ARM: Add RTC device for ARM platforms.
Ali Saidi
2012-03-01
ARM: Add limited CP14 support.
Matt Horsnell
2012-03-01
Cache: Fix an issue with LRU when bonus block is used to complete transaction.
Ali Saidi
2012-03-01
ARM: move kernel func event to correct location.
Dam Sunwoo
2012-03-01
ARM: fix bits-to-fp conversion function declarations.
Giacomo Gabrielli
2012-03-01
x86: Fix x86 TLB and Walker
Nilay Vaish
2012-03-01
x86: Fix switching of CPUs
Nilay Vaish
2012-03-01
Config: make option ruby available always
Nilay Vaish
2012-02-29
MEM: Make all the port proxy members const
Andreas Hansson
2012-02-29
SWIG: Ensure ptrdiff_t is a known type in gcc >= 4.6.1
Andreas Hansson
2012-02-29
EIO: update stats (mostly order change, some renames)
Steve Reinhardt
2012-02-26
Make the IO bridge accept address headed to all the local APICs.
Gabe Black
2012-02-26
X86: Use the M5PanicFault fault in execute methods instead of calling panic.
Gabe Black
2012-02-24
MEM: Simplify cache ports preparing for master/slave split
Andreas Hansson
2012-02-24
MEM: Prepare mport for master/slave split
Andreas Hansson
2012-02-24
Ruby: Simplify tester ports by not using SimpleTimingPort
Andreas Hansson
2012-02-24
MEM: Move all read/write blob functions from Port to PortProxy
Andreas Hansson
2012-02-24
MEM: Make port proxies use references rather than pointers
Andreas Hansson
2012-02-24
MEM: Move port creation to the memory object(s) construction
Andreas Hansson
2012-02-24
CPU: Round-two unifying instr/data CPU ports across models
Andreas Hansson
2012-02-24
MEM: Fatal when no port can be found for an address
Andreas Hansson
2012-02-20
SimObject: make get_config_as_dict() tolerate undefined params
Steve Reinhardt
2012-02-14
MEM: Fix residual bus ports and make them master/slave
Andreas Hansson
2012-02-14
Script: Fix the scripts that use the num_cpus cache parameter
Andreas Hansson
2012-02-14
MEM: Fix master/slave ports in Ruby and non-regression scripts
Andreas Hansson
2012-02-13
bp: fix up stats for changes to branch predictor
Ali Saidi
2012-02-13
BPred: Fix RAS to handle predicated call/return instructions.
Mrinmoy Ghosh
2012-02-13
BP: Fix several Branch Predictor issues.
Mrinmoy Ghosh
2012-02-13
MEM: Explicit ports and Python binding on CopyEngine
Andreas Hansson
2012-02-13
MEM: Pass the ports from Python to C++ using the Swig params
Andreas Hansson
2012-02-13
MEM: Introduce the master/slave port roles in the Python classes
Andreas Hansson
2012-02-12
tests: fix diff-out script for op/inst stat changes.
Ali Saidi
2012-02-12
X86: open flags: Another patch from Vince Weaver
Gabe Black
2012-02-12
configs: fix minor config bugs posted on the mailing list
Ali Saidi
2012-02-12
stats: update stats for insts/ops and master id changes
Ali Saidi
2012-02-12
cpu: add separate stats for insts/ops both globally and per cpu model
Anthony Gutierrez
2012-02-12
mem: fix cache stats to use request ids correctly
Dam Sunwoo
2012-02-12
mem: Add a master ID to each request object.
Ali Saidi
2012-02-12
prefetcher: Make prefetcher a sim object instead of it being a parameter on c...
Mrinmoy Ghosh
2012-02-12
Regressions: Update stats due to change in MESI protocol
Nilay Vaish
2012-02-11
SPARC: Make PSTATE and HPSTATE a BitUnion.
Gabe Black
2012-02-10
Ruby: Remove isTagPresent() calls from Sequencer.cc
Nilay Vaish
2012-02-10
MESI: Add queues for stalled requests
Nilay Vaish
2012-02-10
sim/system: initialize the pagePtr variable
Nilay Vaish
2012-02-10
Regressions: Update stats due to O3 CPU changes
Nilay Vaish
2012-02-10
O3 CPU: Improve handling of delayed commit flag
Nilay Vaish
2012-02-10
O3 CPU: Strengthen condition for handling interrupts
Nilay Vaish
2012-02-10
O3 CPU: Provide the squashing instruction
Nilay Vaish
[prev]
[next]