summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2015-03-09cpu: o3: commit: mark pipeline delay variable as constsNilay Vaish
2015-03-09cpu: o3: remove unused stat variables.Nilay Vaish
2015-03-09cpu: o3: combine if with same conditionNilay Vaish
2015-03-09cpu: o3: remove member variable squashCounterNilay Vaish
2015-03-09cpu: o3: remove unused function annotateMemoryUnits()Nilay Vaish
2015-03-07stats: update eio statsSteve Reinhardt
2015-03-02stats: Update stats to reflect cache and interconnect changesAndreas Hansson
2015-03-02mem: Unify all cache DPRINTF address formattingAndreas Hansson
2015-03-02mem: Fix cache MSHR conflict determinationAndreas Hansson
2015-03-02mem: Add byte mask to Packet::checkFunctionalAndreas Hansson
2015-03-02mem: Add option to force in-order insertion in PacketQueueStephan Diestelhorst
2015-03-02mem: Downstream components consumes new crossbar delaysMarco Balboni
2015-03-02mem: Move crossbar default latencies to subclassesAndreas Hansson
2015-03-02mem: Add crossbar latenciesMarco Balboni
2015-03-02dev, arm: Clean up PL011 and rewrite interrupt handlingAndreas Sandberg
2015-03-02arm: Share a port for the two table walker objectsAndreas Hansson
2015-03-02arm: Remove unnecessary dependencies between AArch64 FP instructionsGiacomo Gabrielli
2015-03-02cpu: o3 register renaming request handling improvedRekai
2015-03-02mem: Tidy up the cache debug messagesAndreas Hansson
2015-03-02mem: Split port retry for all different packet classesAndreas Hansson
2015-03-02mem: Fix prefetchSquash + memInhibitAsserted bugAli Jafri
2015-03-02cpu: Add a PC-value to the traffic generator requestsStephan Diestelhorst
2015-03-02tests: Run regression timeout as foregroundAndreas Hansson
2015-03-02arm: Don't truncate 16-bit ASIDs to 8 bitsAndreas Sandberg
2015-03-02arm: Correctly access the stack pointer in GDBAndreas Sandberg
2015-03-02arm: Fix broken page table permissions checks in remote GDBAndreas Sandberg
2015-02-26Ruby: Update backing store option to propagate through to all RubyPortsJason Power
2015-02-16config: Add memcheck stress testAndreas Hansson
2015-02-16cpu: TrafficGen sinks snoops without complainingAndreas Hansson
2015-02-16mem: Fix initial value problem with MemCheckerStephan Diestelhorst
2015-02-16dev: Fix undefined behaviuor in i8254xGBeAndreas Hansson
2015-02-16arm: Wire up the GIC with the platform in the base classAndreas Sandberg
2015-02-16mem: mmap the backing store with MAP_NORESERVEAndreas Hansson
2015-02-16mem: Use the range cache for lookup as well as accessAndreas Hansson
2015-02-16arch: Make readMiscRegNoEffect const throughoutAndreas Hansson
2015-01-16config: add --root-device machine parameterCurtis Dunham
2015-02-16arm: Merge ISA files with pseudo instructionsAndreas Sandberg
2015-02-16cpu: add support for outputing a protobuf formatted CPU traceAli Saidi
2015-02-11mem: Clarification of packet crossbar timingsMarco Balboni
2015-02-11mem: Clarify usage of latency in the cacheMarco Balboni
2015-02-11style: Fix broken m5format commandAndreas Sandberg
2015-02-11style: Fix incorrect style checker option nameAndreas Sandberg
2015-02-11config: Revamp memtest to allow testers on any levelAndreas Hansson
2015-02-11stats: Bump the MemTest regression statsAndreas Hansson
2015-02-11cpu: Tidy up the MemTest and make false sharing more obviousAndreas Hansson
2015-02-11sim: Move the BaseTLB to src/arch/generic/Andreas Sandberg
2015-02-11base: Add compiler macros to add deprecation warningsAndreas Sandberg
2015-02-11base: Do not dereference NULL in CompoundFlag creationAndreas Hansson
2015-02-11dev: Remove unused system pointer in the Platform base classAndreas Sandberg
2015-02-06cpu: Idle CPU status logic revisedAlexandru Dutu
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 09:20:12 +0000