summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2013-06-18x86: Fix loading of floating point constantsAndreas Sandberg
2013-06-18x86: Initialize the MXCSR registerAndreas Sandberg
2013-06-18x86: Make the boot state VMX compliantAndreas Sandberg
2013-06-18x86: Make fprem like the fprem on a real x87Andreas Sandberg
2013-06-18kvm: Use the address finalization code in the TLBAndreas Sandberg
2013-06-18x86: Add helper functions to access rflagsAndreas Sandberg
2013-06-18x86: Fix the flag handling code in FABS and FCHSAndreas Sandberg
2013-06-16Added tag stable_2013_06_16 for changeset 07352f119e48Nilay Vaish
2013-06-13config: Do not instantiate membus when using rubyNilay Vaish
2013-06-11kvm: Add more VM statsAndreas Sandberg
2013-06-11kvm: Separate host frequency from simulated CPU frequencyAndreas Sandberg
2013-06-11kvm: Don't handle IO and execute in the same tickAndreas Sandberg
2013-06-11kvm: Maintain a local instruction counter and update totalNumInstsAndreas Sandberg
2013-06-11x86: Fix bug when copying TSC on CPU handoverAndreas Sandberg
2013-06-11sim: Revert [34e3295b0e39] (sim: Fix early termination in mult...)Andreas Sandberg
2013-06-11cpu: Add support for scheduling multiple inst/load stop eventsAndreas Sandberg
2013-06-10stats: updates due to changes to rubyNilay Vaish
2013-06-09ruby: remove several unused variables in ProfilerNilay Vaish
2013-06-09ruby: remove periodic event from ProfilerNilay Vaish
2013-06-09ruby: stats: use gem5's stats for cache and memory controllersNilay Vaish
2013-06-09ruby: remove undefined functions in Address classNilay Vaish
2013-06-09stats: allow printing vectors on a single lineNilay Vaish
2013-06-08config: add atomic cpu to X86_MESI_CMP_directory build optionsNilay Vaish
2013-06-08Updating EIO regression reference outputs for new stats.Steve Reinhardt
2013-06-04scons: ammend swig warning error to version 2.0.10 as wellAli Saidi
2013-06-04dev: Clarify why updates are delayed when the MC14818 is activatedAndreas Sandberg
2013-06-03arch: Create a method to finalize physical addressesAndreas Sandberg
2013-06-03base: Make the Python module loader PEP302 compliantAndreas Sandberg
2013-06-03config: Add missing CPUs to --restore-with-cpuAndreas Sandberg
2013-06-03kvm: Allow architectures to override the cycle accounting mechanismAndreas Sandberg
2013-06-03kvm: Add handling of EAGAIN when creating timersAndreas Sandberg
2013-06-03sim: Add debug output when executing pseudo-instructionsAndreas Sandberg
2013-06-03kvm: Add a call to thread->startup() in startup()Andreas Sandberg
2013-06-03dev: Add support for disabling ticking and the divider in MC146818Andreas Sandberg
2013-06-03dev: Clean up MC146818 register (A & B) handlingAndreas Sandberg
2013-05-30stats: Update the stats to reflect bus and memory changesAndreas Hansson
2013-05-30mem: More descriptive DRAM config namesAndreas Hansson
2013-05-30mem: Add bytes per activate DRAM controller statAndreas Hansson
2013-05-30mem: Add static latency to the DRAM controllerAndreas Hansson
2013-05-30mem: Spring cleaning of MSHR and MSHRQueueAndreas Hansson
2013-05-30mem: Fix MSHR print formatAndreas Hansson
2013-05-30cpu: Prune the stale TraceCPUAndreas Hansson
2013-05-30cpu: Check that minimum TrafficGen period is less than max periodSascha Bischoff
2013-05-30cpu: Fix bug when reading in TrafficGen state transitionsSascha Bischoff
2013-05-30cpu: Add request elasticity to the traffic generatorAndreas Hansson
2013-05-30cpu: Block traffic generator when requests have to retryAndreas Hansson
2013-05-30cpu: Move traffic generator sending out of generator statesAndreas Hansson
2013-05-30cpu: Fold together the StateGraph and the TrafficGenAndreas Hansson
2013-05-30mem: Make returning snoop responses occupy response layerAndreas Hansson
2013-05-30mem: Make the buses multi layeredAndreas Hansson
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-05 04:32:56 +0000