Age | Commit message (Collapse) | Author |
|
|
|
|
|
|
|
|
|
Fix a few instances where the register form of zext was used where zexti was
intended. Also get rid of the 64 bit only rip relative addressed version since
64 bit and real mode are mutually exclusive.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
If the CPL changes mid macroop, the end of the instruction might not be
priveleged enough to execute the beginning.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
not in the GDT.
|
|
|
|
|
|
|
|
the fake TLB miss faults.
|
|
the timing simple CPU to use it.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Just use the stuff directly and things ought to be more clear
|
|
Basically, this means renaming several things called data to info, which
is information about the statistics. Things that are named data now are
actual data stored for the statistic.
|
|
|
|
|
|
This is mainly to allow the unit test to run without requiring the standard
M5 stats from being initialized (e.g. sim_seconds, sim_ticks, host_seconds)
|