summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2010-08-17sim: fail on implicit creation of orphans via portsSteve Reinhardt
2010-08-17sim: make Python Root object a singletonSteve Reinhardt
2010-08-17tests: update reference config.ini files for previous csetSteve Reinhardt
2010-08-17bus: clean up default responder code.Steve Reinhardt
2010-08-14Inorder: Fix compilation of m5.fast.Gabe Black
2010-08-13Merge with head.Gabe Black
2010-08-13CPU: Add readBytes and writeBytes functions to the exec contexts.Gabe Black
2010-08-13InOrder: Clean up some DPRINTFs that print data sent to/from the cache.Gabe Black
2010-08-13CPU: Tidy up endianness handling for mmapped "IPR"s.Gabe Black
2010-08-12util/m5/m5.c: ensure readfile() buffer pages are in page tableJoel Hestness
2010-08-12TimingSimpleCPU: fix NO_ACCESS memory op handlingJoel Hestness
2010-08-08None, not noneNathan Binkert
2010-07-27.hgignore: added src/doxygenSteve Reinhardt
2010-07-27ARM: Add regression testsAli Saidi
2010-07-22Power: The condition register should be set or cleared upon a system callTimothy M. Jones
2010-07-22LSQ Unit: After deleting part of a split request, set it to NULL so that itTimothy M. Jones
2010-07-22Port: Only indicate that a SimpleTimingPort is drained if its send event isTimothy M. Jones
2010-07-22O3CPU: Fix a bug where stores in the cpu where never marked as split.Timothy M. Jones
2010-07-22Syscall: Don't close the simulator's standard file descriptors.Timothy M. Jones
2010-07-22O3CPU: O3's tick event gets squashed when it is switched out. When repeatedlyTimothy M. Jones
2010-07-22Power: Provide a utility function to copy registers from one thread contextTimothy M. Jones
2010-07-21stats: unify the two stats distribution type betterNathan Binkert
2010-07-21stats: cleanup a few small problems in statsNathan Binkert
2010-07-21python: add a sorted dictionary classNathan Binkert
2010-07-21python: Add mechanism to override code compiled into the exectuableNathan Binkert
2010-07-21Fix x86 XCHG macro-op to use locked micro-ops for all memory accessesTushar Krishna
2010-07-17SimObject: transparently forward Python attribute refs to C++.Steve Reinhardt
2010-07-15ARM: Make an SRS instruction with a bad mode cause an undefined instruction f...Gabe Black
2010-07-13ARM: Adjust the FP_Base_DepTag to be larger than the largest int reg index.Gabe Black
2010-07-08cache: fix bug in SC upgrade handlingSteve Reinhardt
2010-07-08garnet: Added topology print function to Garnet printStatsBrad Beckmann
2010-07-08NetworkMessage copy constructor fixTushar Krishna
2010-07-05checkpointing: another small overload fixSteve Reinhardt
2010-07-05sim: allow SimObject subclasses to define classmethodsSteve Reinhardt
2010-07-05sim: fold StartupCallback into SimObjectSteve Reinhardt
2010-07-05checkpointing: minor cleanup.Steve Reinhardt
2010-07-05checkpointing: fix minor bugSteve Reinhardt
2010-07-05util: add a script for testing checkpointingSteve Reinhardt
2010-07-05process: get rid of some unused code & varsSteve Reinhardt
2010-07-05process: minor format/style cleanupSteve Reinhardt
2010-06-22style: updated garnet to match M5 coding styleTushar Krishna
2010-06-28inorder: remove another debug statKorey Sewell
2010-06-26inorder: remove debugging statKorey Sewell
2010-06-25inorder: update regressions from RAS fixKorey Sewell
2010-06-25inorder: Return Address Stack bugKorey Sewell
2010-06-25inorder: resource scheduling backendKorey Sewell
2010-06-25X86: Fix div2 flag calculation.Gabe Black
2010-06-24inorder: update regressionsKorey Sewell
2010-06-24inorder: cleanup virtual functionsKorey Sewell
2010-06-24inorder: enforce 78-character ruleKorey Sewell
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 10:14:40 +0000