index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2014-09-03
config: Add port splicing capability to PortRef class
Geoffrey Blake
2014-09-03
config: Update Streamline scripts and configs
Dam Sunwoo
2014-09-03
config: Refactor RealviewEMM to fit into new config system
Geoffrey Blake
2014-09-03
stats: Update stats for CPU and cache changes
Andreas Hansson
2014-09-03
tests: Use medium dataset for perlbmk regressions
Andreas Hansson
2014-09-03
alpha: Stop using 'inorder' and rely entirely on 'minor'
Andreas Hansson
2014-09-03
base: Use STL C++11 random number generation
Andreas Hansson
2014-09-03
base: Use the global Mersenne twister throughout
Andreas Hansson
2014-09-03
mem: Avoid unecessary retries when bus peer is not ready
Andreas Hansson
2014-09-03
arm: Make memory ops work on 64bit/128-bit quantities
Mitch Hayenga
2014-06-27
mem: write streaming support via WriteInvalidate promotion
Curtis Dunham
2014-09-03
mem: Fix a bug in the cache port flow control
Andreas Hansson
2014-05-13
cpu, mem: Make software prefetches non-blocking
Curtis Dunham
2014-05-13
mem: Refactor assignment of Packet types
Curtis Dunham
2014-09-03
x86: Flag instructions that call suspend as IsQuiesce
Mitch Hayenga
2014-09-03
cpu: Fix o3 drain bug
Mitch Hayenga
2014-09-03
arm: Fix v8 neon latency issue for loads/stores
Mitch Hayenga
2014-04-29
arm: use condition code registers for ARM ISA
Curtis Dunham
2014-09-03
arm: ISA X31 destination register fix
Andrew Bardsley
2014-09-03
tests: Use O3_ARM_v7a config for full-system ARM regressions
Andreas Hansson
2014-09-03
cpu: fix bimodal predictor to use correct global history reg
Dam Sunwoo
2014-09-03
arm: Mark v7 cbz instructions as direct branches
Mitch Hayenga
2014-09-03
cpu: Fix cache blocked load behavior in o3 cpu
Mitch Hayenga
2014-09-03
cpu: Fix o3 quiesce fetch bug
Mitch Hayenga
2014-09-03
cpu: Fix SMT scheduling issue with the O3 cpu
Mitch Hayenga
2014-09-03
cpu: Fix incorrect speculative branch predictor behavior
Mitch Hayenga
2014-09-03
cpu: Add a fetch queue to the o3 cpu
Mitch Hayenga
2014-09-03
cpu: Fix o3 front-end pipeline interlock behavior
Mitch Hayenga
2014-09-03
cpu: Change writeback modeling for outstanding instructions
Mitch Hayenga
2014-09-03
arch: Properly guess OpClass from optional StaticInst flags
Mitch Hayenga
2014-09-03
cache: Fix handling of LL/SC requests under contention
Geoffrey Blake
2014-05-27
arm: support 16kb vm granules
Curtis Dunham
2014-09-03
mem: Add utility script to plot DRAM efficiency sweep
Andreas Hansson
2014-09-03
mem: Packet queue clean up
Andreas Hansson
2014-09-03
dev: Avoid invalid sized reads in PL390 with DPRINTF enabled
Mitch Hayenga
2014-09-03
sim: Fix checkpoint restore for Ticked
Andrew Bardsley
2014-09-03
arch, cpu: Factor out the ExecContext into a proper base class
Andreas Sandberg
2014-09-03
arch: Cleanup unused ISA traits constants
Andreas Hansson
2014-09-03
config: Change parsing of Addr so hex values work from scripts
Mitch Hayenga
2014-09-03
arm: Fix ExtMachInst hash operator underlying type
Andreas Hansson
2014-09-01
stats: updates due to recent ruby and x86 changes
Nilay Vaish
2014-09-01
ruby: remove typedef of Index as int64
Nilay Vaish
2014-09-01
x86: set op class of two fp instructions
Nilay Vaish
2014-09-01
ruby: PerfectSwitch: moves code to a per vnet helper function
Nilay Vaish
2014-09-01
ruby: message buffers: significant changes
Nilay Vaish
2014-09-01
build opts: add MI_example to NULL ISA
Nilay Vaish
2014-09-01
mem: change the namespace Message to ProtoMessage
Nilay Vaish
2014-09-01
ruby: slicc: change the way configurable members are specified
Nilay Vaish
2014-09-01
ruby: slicc: improve the grammar
Nilay Vaish
2014-09-01
ruby: mesi three level: slight naming changes.
Nilay Vaish
[prev]
[next]