index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2006-11-06
Took the Alpha prefix off of AlphaArguments, and made sure it was being used ...
Gabe Black
2006-11-06
Created seperate SConscript for the dev directory. Made subdirectories for Al...
Gabe Black
2006-11-03
Make things compile in SE again.
Gabe Black
2006-11-03
Use a PowerOnReset to initialize the cpu.
Gabe Black
2006-11-03
Calling syscalls from within the trap instruction's invoke method won't work ...
Gabe Black
2006-11-03
The tc needs to be protected instead of private so that the CpuEventWrapper c...
Gabe Black
2006-11-03
Gutted out the old Alpha stuff.
Gabe Black
2006-11-03
Added a stub initCPU function. This would be a good place to force in a Power...
Gabe Black
2006-11-03
Compilation fixes.
Gabe Black
2006-11-03
Added this constant to get compilation to work. The value is bogus since I do...
Gabe Black
2006-11-03
Add the syscall number as the second parameter for the trap fault. This could...
Gabe Black
2006-11-03
Add an invoke function for PowerOnReset
Gabe Black
2006-11-03
Move around misc reg code
Gabe Black
2006-11-03
removed ua2005.cc since it's been obsorbed into the miscregfile, and added sy...
Gabe Black
2006-11-03
Got rid of "inPalMode". Some places are still effectively checking if they ar...
Gabe Black
2006-11-03
Add a new file which describes an ISA's interrupt handling mechanism. It reco...
Gabe Black
2006-11-03
Fixed a comment
Gabe Black
2006-11-02
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-11-02
Have bus use the BadAddress device to handle bad addresses. The O3 CPU shoul...
Kevin Lim
2006-11-02
Implement device that will return BadAddress.
Kevin Lim
2006-11-02
Caches return a new functional port whenever asked for one.
Kevin Lim
2006-11-02
More proper handling of the ports.
Kevin Lim
2006-11-02
Remove function that should have been deleted.
Kevin Lim
2006-11-02
Use ISA specific makeExtMI.
Kevin Lim
2006-11-01
Merge zizzer:/bk/newmem
Lisa Hsu
2006-11-01
factor some more commone code and enable going from checkpoint into arbitrary...
Lisa Hsu
2006-11-01
Merge zizzer.eecs.umich.edu:/bk/newmem/
Gabe Black
2006-11-01
Added code to handle draining.
Gabe Black
2006-11-01
Fix a range check on the ipr_index.
Gabe Black
2006-11-01
Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register ...
Gabe Black
2006-11-01
make it so that you can do a standard switch without the caches option. this...
Lisa Hsu
2006-11-01
change name of 2nd switch_cpu so that ckpt recovery with multiple cpus doens'...
Lisa Hsu
2006-10-31
Arg!
Gabe Black
2006-10-31
More typos! I need to get nfs to work.
Gabe Black
2006-10-31
Fix another typo
Gabe Black
2006-10-31
Check for out of range IPR values as well.
Gabe Black
2006-10-31
Fix stupid typo
Gabe Black
2006-10-31
Make two simple utility functions to determine if a MiscReg index correspondi...
Gabe Black
2006-10-31
Forgot to add intr_flag in one place.
Gabe Black
2006-10-31
We don't include ipr.cc in SE builds, so don't call it.
Gabe Black
2006-10-31
Made the old name refer to the miscreg index to prevent having to change code...
Gabe Black
2006-10-31
Forgot to change the index.
Gabe Black
2006-10-31
Make the IPRs use regular miscreg indexes, and make a table or two to find th...
Gabe Black
2006-10-31
Fix up configs.
Kevin Lim
2006-10-31
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-10-31
Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...
Kevin Lim
2006-10-31
Ports now have a pointer to the MemObject that owns it (can be NULL).
Kevin Lim
2006-10-31
Merge zizzer:/bk/newmem
Ali Saidi
2006-10-31
remove connectAll() and connect() code since it isn't used anymore. (The pyth...
Ali Saidi
2006-10-31
add the ability to insert into the middle of the timing port send list
Ali Saidi
[next]