index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2013-10-31
config: Fix handling of parents for simobject vectors
Geoffrey Blake
2013-10-31
sim: added option to serialize SimLoopExitEvent
Dam Sunwoo
2013-10-31
mem: Add "const" attribute to Packet getters
Stephan Diestelhorst
2013-10-31
mem: Add privilege info to request class
Prakash Ramrakhyani
2013-10-31
arm: fix m5ops binary for ARM and add m5fail.
Ali Saidi
2013-10-31
cpu: Fix O3 issuse with load+barrier instructions.
Ali Saidi
2013-10-30
ruby: set SenderMachine in messages of MOESI_CMP_directory
Lluc Alvarez
2013-10-30
ruby: Fixed a deadlock when restoring a checkpoint with garnet
Emilio Castillo
2013-10-17
mem: De-virtualise interfaces in the CoherentBus
Stephan Diestelhorst
2013-10-17
cpu: add consistent guarding to *_impl.hh files.
Matt Horsnell
2013-10-17
mem: Add PortID to QueuedMasterPort constructor
Sascha Bischoff
2013-10-17
arm: Add a 'clear PPI' method to gic_pl390
Matt Evans
2013-10-17
config: Fix ommission of number base in ethernet address param
Geoffrey Blake
2013-10-17
config: Fix for port references generated multiple times
Geoffrey Blake
2013-10-17
dev: Add option to disable framebuffer .bmp dump in run folder
Dam Sunwoo
2013-10-17
cpu: Removing an unused variable in rename
Faissal Sleiman
2013-10-17
cpu: Change IEW DPRINTF to use IEW debug flag
Faissal Sleiman
2013-10-17
cpu: Put in assertions to check for maximum supported LQ/SQ size
Faissal Sleiman
2013-10-17
util: Streamline .apc project convertsion script
Dam Sunwoo
2013-10-17
arm: Accomodate function name changes in newer linux kernels
Eric Van Hensbergen
2013-10-17
arm: Fix a GIC mask register bug
Ali Saidi
2013-10-17
cpu: Fix O3 uncacheable load that is replayed but misses the TLB
Ali Saidi
2013-10-17
mem: Make MemoryAccess flag more verbose
Ali Saidi
2013-10-17
build: Place proto output in the same directory, also for EXTRAS
Andreas Hansson
2013-10-17
arm, config: Fix a small issue with the dtb file being specified
Ali Saidi
2013-10-17
config: Fix memtest example script
Ali Saidi
2013-10-17
dev: Allow additional UART interrupts to be set
Ali Saidi
2013-10-17
build: Enable color diagnostics in clang by preserving TERM.
Stan Czerniawski
2013-10-16
kvm: Fix latency calculation of IPR accesses
Andreas Sandberg
2013-10-16
test: update stats
Steve Reinhardt
2013-10-15
ruby: eliminate non-determinism from ruby.stats output
Steve Reinhardt
2013-10-15
scons: fix minor update-ref bug in regressions
Steve Reinhardt
2013-10-15
arch/x86: add support for explicit CC register file
Yasuko Eckert
2013-10-15
cpu: add a condition-code register class
Yasuko Eckert
2013-10-15
cpu/o3: clean up rename map and free list
Steve Reinhardt
2013-10-15
cpu: rename *_DepTag constants to *_Reg_Base
Steve Reinhardt
2013-10-15
isa: clean up register constants
Steve Reinhardt
2013-10-15
cpu/o3: clean up scoreboard object
Steve Reinhardt
2013-10-15
cpu/o3: clean up physical register file
Steve Reinhardt
2013-10-15
cpu/inorder: merge register class enums
Steve Reinhardt
2013-10-15
cpu: clean up architectural register classification
Steve Reinhardt
2013-10-15
mem: Rename the ASI_BITS flag field in Request
Andreas Sandberg
2013-10-15
mem: Use a flag instead of address bit 63 for generic IPRs
Andreas Sandberg
2013-10-14
Added tag stable_2013_10_14 to the changeset 6a043adb1e8d
Nilay Vaish
2013-10-09
config: correct example ruby scripts
Nilay Vaish
2013-10-09
stats: Bump pc-simple-timing-ruby stats
Andreas Hansson
2013-10-07
config: set cwd for processes in se.py
Nilay Vaish
2013-10-07
x86: enables lstat and readlink syscalls
Nilay Vaish
2013-10-07
base: Fix a potential race in PollQueue::setupAsyncIO
Andreas Sandberg
2013-10-03
kvm: Service events in the instruction event queues
Andreas Sandberg
[next]