gem5 - gem5

Age	Commit message (Expand)	Author
2012-07-09	Bus: Split the bus into separate request/response layers	Andreas Hansson
2012-07-09	Bus: Add a notion of layers to the buses	Andreas Hansson
2012-07-09	Bus: Replace tickNextIdle and inRetry with a state variable	Andreas Hansson
2012-07-09	Port: Make getAddrRanges const	Andreas Hansson
2012-07-09	Port: Add getAddrRanges to master port (asking slave port)	Andreas Hansson
2012-07-09	Port: Add isSnooping to slave port (asking master port)	Andreas Hansson
2012-07-09	Port: Move retry from port base class to Master/SlavePort	Andreas Hansson
2012-07-09	Fix: Address a few benign memory leaks	Andreas Hansson
2012-07-02	gcc: Fix warnings for gcc 4.7 and clang 3.1	Andreas Hansson
2012-06-29	Cache: Fix the LRU policy for classic memory hierarchy	Lena Olson
2012-06-29	Bus: enable non/coherent buses sub-classes	Uri Wiener
2012-06-29	Mem: fix master id assertion in cache_impl.hh	Dam Sunwoo
2012-06-29	Style: Make style.py's invalid warning print which file caused the infraction.	Matt Evans
2012-06-29	Mem: Fix a livelock resulting in LLSC/locked memory access implementation.	Matt Evans
2012-06-29	Stats: Update stats for RAS and LRU fixes.	Ali Saidi
2012-06-29	O3: Track if the RAS has been pushed or not to pop the RAS if neccessary.	Nathanael Premillieu
2012-06-29	ARM: Fix identification of one RAS pop instruction.	Ali Saidi
2012-06-29	Cache: Only invalidate a line in the cache when an uncacheable write is seen.	Ali Saidi
2012-06-29	ARM: Update version of linux we claim to be to 3.0.0.	Ali Saidi
2012-06-29	ARM: Fix issue with predicted next pc being wrong because of advance() ordering.	Ali Saidi
2012-06-27	ARM: Fix address range issue with VExpress EMM	Ali Saidi
2012-06-20	swig: Use SWIG from environment when determining version	Andreas Hansson
2012-06-18	Build: Point to the appropriate tcmalloc package	Andreas Hansson
2012-06-11	configs: add run scripts for ics/gb versions of android and bbench	Anthony Gutierrez
2012-06-11	ARM: implement the ProcessInfo methods	Anthony Gutierrez
2012-06-11	scons: Make compiler version error more verbose and easier to debug.	Ali Saidi
2012-06-11	Regression: Fix some bugs in simple-timing-mp-ruby.py.	Marc Orr
2012-06-08	Timing CPU: Remove a redundant port pointer	Andreas Hansson
2012-06-08	Power: Fix MaxMiscDestRegs which was set to zero	Andreas Hansson
2012-06-07	X86 TLB: Add a missing = sign	Nilay Vaish
2012-06-07	mem: Delay deleting of incoming packets by one call.	Ali Saidi
2012-06-07	X86 TLB: Fix for gcc 4.4.3	Jayneel Gandhi
2012-06-07	Config: call to setWorkCountOptions() for all ISAs	Nilay Vaish
2012-06-07	Config: Remove setMipsOptions	Nilay Vaish
2012-06-07	Config: changes to a couple of error msgs	Nilay Vaish
2012-06-05	cpu: Don't init simple and inorder CPUs if they are defered.	Anthony Gutierrez
2012-06-05	ISA: Back-out NoopMachInst as a StaticInstPtr change.	Ali Saidi
2012-06-05	cpt: update some comments in the checkpoint migration script	Ali Saidi
2012-06-05	all: Update stats for memory per master and total fix.	Ali Saidi
2012-06-05	stats: when applying an operation to two vectors sum the components first.	William Wang
2012-06-05	Mem: add per-master stats to physmem	Dam Sunwoo
2012-06-05	ARM: Add PCIe support to VExpress_EMM model and remove deprecated ELT	Geoffrey Blake
2012-06-05	ARM: removed extra white space	Chander Sudanthi
2012-06-05	ARM: Fix MPIDR and MIDR register implementation.	Chander Sudanthi
2012-06-05	ARM: PS2 encoding fix	Chander Sudanthi
2012-06-05	sim: Provide a framework for detecting out of data checkpoints and migrating ...	Ali Saidi
2012-06-05	stats: Add stats unittest for total calculations.	Ali Saidi
2012-06-05	O3: Clean up the O3 structures and try to pack them a bit better.	Ali Saidi
2012-06-05	sim: Add support for tcmalloc if it's installed and available.	Ali Saidi
2012-06-05	sim: Remove FastAlloc	Ali Saidi