index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2012-11-08
mem: Fix DRAM draining to ensure write queue is empty
Andreas Hansson
2012-11-03
x86, util: add m5_writefile to m5op_x86.S
Lluis Vilanova
2012-11-02
ruby: reset and dump stats along with reset of the system
Hamid Reza Khaleghzadeh ext:(%2C%20Lluc%20Alvarez%20%3Clluc.alvarez%40bsc.es%3E%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2012-11-02
mem: fix use after free issue in memories until 4-phase work complete.
Ali Saidi
2012-11-02
update stats for preceeding changes
Ali Saidi
2012-11-02
mem: Add support for writing back and flushing caches
Andreas Sandberg
2012-11-02
sim: Add drain methods to request additional cleanup operations
Andreas Sandberg
2012-11-02
sim: Add SWIG interface for Serializable
Andreas Sandberg
2012-11-02
python: Rename doDrain()->drain() and make it do the right thing
Andreas Sandberg
2012-11-02
sim: Reuse the code to change memory mode.
Andreas Sandberg
2012-11-02
sim: Move the draining interface into a separate base class
Andreas Sandberg
2012-11-02
cpu: O3 add a header declaring the DerivO3CPU
Andreas Sandberg
2012-11-02
cpu: Add header files for checker CPUs
Andreas Sandberg
2012-11-02
dev: Fix ethernet device inheritance structure
Andreas Sandberg
2012-11-02
sim: Include object header files in SWIG interfaces
Andreas Sandberg
2012-11-02
pci: Make Python wrapper cast to the right type
Andreas Sandberg
2012-11-02
mips: Remove unused Python file
Andreas Sandberg
2012-11-02
dev: Add missing inline declarations
Andreas Sandberg
2012-11-02
base: Add missing header file to addr_range.hh.
Andreas Sandberg
2012-10-09
m5: Expose m5 pseudo-instructions to C/C++ via a static library
James Clarkson
2012-11-02
ARM: dump stats and process info on context switches
Dam Sunwoo
2012-11-02
base: Fix a few incorrectly handled print format cases
Chander Sudanthi
2012-11-02
base: split out the VncServer into a VncInput and Server classes
Chander Sudanthi
2012-11-02
ISA: generic Linux thread info support
Dam Sunwoo
2012-11-02
sim: Fix as issue where exit events on instr queues are used after freed.
Ali Saidi
2012-11-02
o3: Fix a couple of issues with the local predictor.
Mrinmoy Ghosh
2012-11-02
Partly revert [4f54b0f229b5] and move draining to m5.changeToTiming
Andreas Sandberg
2012-10-31
mem: Fix typo in port comments
Andreas Hansson
2012-10-31
stats: Update stats for fixed simple-atomic-mp config
Andreas Hansson
2012-10-31
config: Fix a typo in the simple-atomic-mp configuration
Andreas Hansson
2012-10-30
stats: Update stats for unified cache configuration
Andreas Hansson
2012-10-30
config: Unify caches used in regressions and adjust L2 MSHRs
Andreas Hansson
2012-10-27
regressions: update stats for ruby fs test
Nilay Vaish
2012-10-27
ruby: set the is_icache param for caches
Malek Musleh
2012-10-27
Ruby: Use block size in configuring directory bits in address
Jason Power ext:(%2C%20Joel%20Hestness%20%3Chestness%40cs.wisc.edu%3E)
2012-10-26
config: Add a check for fastmem only used with Atomic CPU
Andreas Hansson
2012-10-26
config: Remove unused mem_size in fs.py
Andreas Hansson
2012-10-26
config: Fix the cache class naming in regression scripts
Andreas Hansson
2012-10-25
stats: Update the stats to reflect the 1GHz default system clock
Andreas Hansson
2012-10-25
dev: Make default clock more reasonable for system and devices
Andreas Hansson
2012-10-25
stats: Update stats to reflect use of SimpleDRAM
Andreas Hansson
2012-10-25
config: Use SimpleDRAM in full-system, and with o3 and inorder
Andreas Hansson
2012-10-25
config: Use shared cache config for regressions
Andreas Hansson
2012-10-25
arm: Use table walker clock that is inherited from CPU
Andreas Hansson
2012-10-23
stats: Update stats for DMA port send
Andreas Hansson
2012-10-23
dev: Remove zero-time loop in DMA timing send
Andreas Hansson
2012-10-23
stats: Update t1000 stats to match recent changes
Andreas Hansson
2012-10-18
ruby: functional access updates to network test protocol
Nilay Vaish
2012-10-16
regressions: update stats for eio tests
Nilay Vaish
2012-10-15
regressions: update stats due to change to ruby memory system
Nilay Vaish
[prev]
[next]