summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2017-06-05tests: Update RISC-V hello test and statsAlec Roelke
2017-06-04scons: Add use_tuntap to export listJason Lowe-Power
2017-06-03base: misc: Include cstdlib in base/misc.hh.Gabe Black
2017-06-03config: Adjust load_addr_mask in VExpress_GEM5_V1Weiping Liao
2017-06-03misc: Ignore build products in src/util/term.Gabe Black
2017-06-03misc: Add git ignore patterns for build products in src/util/tapGabe Black
2017-06-03dev: Add a version of EtherTap which uses the tap driver.Gabe Black
2017-06-03dev: Refactor the EtherTapStub to make room for using tap.Gabe Black
2017-06-03dev: Rename EtherTap to be EtherTapStub.Gabe Black
2017-06-03misc: Fix building the m5tap utility.Gabe Black
2017-06-02dev: Add a missing parameter to the EtherTap device.Gabe Black
2017-05-31ruby: Don't set the block data when a store conditional failsNikos Nikoleris
2017-05-31python: Fix unproxing of VectorParamsNikos Nikoleris
2017-05-31dev, arm: ignore writes to the SCUGedare Bloom
2017-05-30misc: check address range in the SystemC exampleChristian Menard
2017-05-30misc: Reorder sources in util/tlm and rewrite build scriptsChristian Menard
2017-05-29ext: Revamp the systemc SConscripts.Gabe Black
2017-05-26x86: Rework how VEX prefixes are decoded.Gabe Black
2017-05-25x86: sim: Make 32 bit x86 processes work again.Gabe Black
2017-05-24util: generate fully qualified paths for cscopeGedare Bloom
2017-05-24arm: Fix incorrect handling of PMEVTYPERx_EL0 in PMUAndreas Sandberg
2017-05-24python: Fix PyEvent reference counting bugAndreas Sandberg
2017-05-24sim: Add hooks to implement event reference countingAndreas Sandberg
2017-05-23arch-riscv: Fix bad stack initializationAlec Roelke
2017-05-23arch-arm: Fix some poorly done type max and min in NEONRekai Gonzalez-Alberquilla
2017-05-22ext: Upgrade PyBind11 to version 2.1.1Andreas Sandberg
2017-05-22python: Prevent Python wrappers from deleting SimObjectsAndreas Sandberg
2017-05-22python: Fix weird memory issue in wrapped AddrRange vectorsAndreas Sandberg
2017-05-22scons: Enable explicitly building something with no variant.Gabe Black
2017-05-19python: Remove unused readline importAndreas Sandberg
2017-05-19base, sim, arch: Fix clang 5.0 warningsAndreas Sandberg
2017-05-18base: Refactor the GDB code.Gabe Black
2017-05-18syscall_emul, riscv: add override keyword to RISCV Process classBrandon Potter
2017-05-18configs: fix cpu names in big.LITTLE examplePierre-Yves Péneau
2017-05-18arm, config: added support for ex5 model of big.LITTLEPierre-Yves Péneau
2017-05-18ext: Include SystemC 2.3.1 into gem5Matthias Jung
2017-05-17config: Changes to boot Android NWeiping Liao
2017-05-16x86: Fix the multiplication microops.Gabe Black
2017-05-16python: Add a helper function to create Python eventsAndreas Sandberg
2017-05-15style: fix line lengths and include orderingBrandon Potter
2017-05-15cpu: fix problem with forwarding and locked loadAlec Roelke
2017-05-15arm, dev: stub out GIC distributor interrupt groupsCurtis Dunham
2017-05-12base: Make the VNC server more resilient.Gabe Black
2017-05-12misc: Make the remote GDB stub more resilient to bad connections.Gabe Black
2017-05-12syscall_emul: Fix undefined macro behaviorAndreas Sandberg
2017-05-12arm: Remove unused DumpStatsPCEventF class in FreeBSD systemAndreas Sandberg
2017-05-10scons: Use the generalized switching headers on the GPU ISA.Gabe Black
2017-05-10scons: arch: Generalize the switching header code.Gabe Black
2017-05-09config: Fix up some configs to not use CPU aliases.Gabe Black
2017-05-09scons: Get rid of the all_isa_deps variable.Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-28 06:11:00 +0000