summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2011-08-02O3: Get rid of the raw ExtMachInst constructor on DynInsts.Gabe Black
2011-08-02Scons: Make some Action objects fit the abreviated output format.Gabe Black
2011-08-02Scons: Drop RUBY as compile time option.Nilay Vaish
2011-07-31O3: Implement memory mapped IPRs for O3.Gabe Black
2011-07-30Stats: Update stats for the recent fix to fetch.Gabe Black
2011-07-30O3: Fix corner case squashing into the microcode ROM.Gabe Black
2011-07-27SLICC: Put functions of a controller in its .cc fileNilay Vaish
2011-07-26Ruby: Fix instantiations of DMA controller and sequencerNilay Vaish
2011-07-25Merged with Gabe's changeset.Nilay Vaish
2011-07-25Ruby: Fix dma controller configs/ruby/MI_example.pyNilay Vaish
2011-07-19SCons: Only print all the SConsopts being read if verbose is turned on.Gabe Black
2011-07-15inorder-fs: temp. regression removalKorey Sewell
2011-07-15Mem: Fix issue with prefetches originating at non-L1 caches getting stale dataAli Saidi
2011-07-15O3: Create a pipeline activity viewer for the O3 CPU model.Giacomo Gabrielli
2011-07-15ARM: Update stats for better miscreg support for MP configurations.Ali Saidi
2011-07-15ARM: Fix SWP/SWPB undefined instruction behaviorWade Walker
2011-07-15ARM: Add two unimplemented miscellaneous registers.Wade Walker
2011-07-11se.py: Fixes the way ruby's options are addedNilay Vaish
2011-07-11X86: implements copyRegs() functionNilay Vaish
2011-07-11ISA: Get rid of the unused mem_acc_type template parameter.Gabe Black
2011-07-10O3: Update stats for fetch and bp changes.Ali Saidi
2011-07-10Branch predictor: Fixes the tournament branch predictor.Mrinmoy Ghosh
2011-07-10O3: Fix up pipelining icache accesses in fetch stage to function properlyGeoffrey Blake
2011-07-10IO: Handle case where ISA Fake device is being used as a fake memory.Ali Saidi
2011-07-10O3: Make sure fetch doesn't go off into the weeds during speculation.Ali Saidi
2011-07-10Config: Add support for a Self.all proxy objectAli Saidi
2011-07-10ARM: Fix mp interrupt bug in GIC.Daniel Johnson
2011-07-07alpha:hwrei:rollback for o3Korey Sewell
2011-07-06ruby: added generic dma machineBrad Beckmann
2011-07-06MOESI_hammer: Fixed uniprocessor DMA bugBrad Beckmann
2011-07-05slicc: add a protocol statement and an include statementNathan Binkert
2011-07-05slicc: cleanup slicc code and make it less verboseNathan Binkert
2011-07-05grammar: better encapsulation of a grammar and parsingNathan Binkert
2011-07-05X86: Add a config for an FS regression on O3.Gabe Black
2011-07-05ISAs: Streamline some spots where Mem is used in the ISA descriptions.Gabe Black
2011-07-05ISA parser: Define operand types with a ctype directly.Gabe Black
2011-07-05ISA parser: Simplify operand type handling.Gabe Black
2011-07-03Merged with Gabe's recent changes.Nilay Vaish
2011-07-03Network_test: Conform it with functional access changes in RubyNilay Vaish
2011-07-02tracediff: Check for --debug-flags now instead of --trace-flags.Gabe Black
2011-07-02ExecContext: Rename the readBytes/writeBytes functions to readMem and writeMem.Gabe Black
2011-07-02ExecContext: Get rid of the now unused read/write templated functions.Gabe Black
2011-07-02ISA: Use readBytes/writeBytes for all instruction level memory operations.Gabe Black
2011-07-02Stats: Update stats for the x86 store fault fix.Gabe Black
2011-07-02X86: Fix store microops so they don't drop faults in timing mode.Gabe Black
2011-07-01Ruby: Commit files missing from previous commitNilay Vaish
2011-06-30Regression: Updates regression outputs for Ruby memtestBrad Beckmann
2011-06-30config: removed unnecessary slashesBrad Beckmann
2011-06-30Ruby: Add support for functional accessesBrad Beckmann ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2011-06-28arch: print next upc correctlyNilay Vaish