summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2008-07-01Fix cases where RADV interrupt timer is used and make ITR interrupt moderatio...Ali Saidi
2008-07-01Remove delVirtPort() and make getVirtPort() only return cached version.Ali Saidi
2008-07-01Change everything to use the cached virtPort rather than created their own ea...Ali Saidi
2008-07-01Make the cached virtPort have a thread context so it can do everything that a...Ali Saidi
2008-07-01After a checkpoint (and thus a stats reset), the not_idle_fraction/notIdleFra...Ali Saidi
2008-06-28Automated merge after backout.Steve Reinhardt
2008-06-28Backed out changeset 94a7bb476fca: caused memory leak.Steve Reinhardt
2008-06-24Automated merge with http://repo.m5sim.org/m5-stableAli Saidi
2008-06-24Checkpoinging/SWIG: Undo part of changeset 5464 since it broke checkpointing.Ali Saidi
2008-06-21SimObject: Add in missing includes of <string> and fix minor style problem.Gabe Black
2008-06-21Make bus address conflict error more informativeSteve Reinhardt
2008-06-21Generate more useful error messages for unconnected ports.Steve Reinhardt
2008-06-18imported patch sim_object_params.diffNathan Binkert
2008-06-18AtomicSimpleCPU: Separate data stalls from instruction stalls.Nathan Binkert
2008-06-18tests: update tests for slight changes in nsgige posted interruptsNathan Binkert
2008-06-17Ethernet: share statistics between all ethernet devices and apply someNathan Binkert
2008-06-17inet: initialization fixes.Nathan Binkert
2008-06-17PacketFifo: Get slack out of the EthPacketData structure. This allowsNathan Binkert
2008-06-17ThreadState: Ensure that kernelStats is properly initializedNathan Binkert
2008-06-17rename MipsConsole to MipsBackdoorNathan Binkert
2008-06-17rename AlphaConsole to AlphaBackdoorNathan Binkert
2008-06-17Change the default output filename for the terminal so it's more obvious.Nathan Binkert
2008-06-17Rename SimConsole to Terminal since it makes more senseNathan Binkert
2008-06-15physmem: Add a null option to physical memory so it doesn't store data.Nathan Binkert
2008-06-15port: Clean up default port setup and port switchover code.Nathan Binkert
2008-06-15params: Prevent people from setting attributes on vector params.Nathan Binkert
2008-06-15add compile flags to m5Nathan Binkert
2008-06-14Command line option to print out List of SimObjects and their parametersNathan Binkert
2008-06-14main: add .m5/options.py processing. This file is processed beforeNathan Binkert
2008-06-14Add .m5 configuration directoryNathan Binkert
2008-06-14python: Separate the options parsing stuff. Remove options parsing stuff fromNathan Binkert
2008-06-14params: Fix the memory bandwidth parameterNathan Binkert
2008-06-14params: Fix floating point parametersNathan Binkert
2008-06-14python: Move various utility classes into a new m5.util package soNathan Binkert
2008-06-14MemReq: Add option to reset the time on a request.Nathan Binkert
2008-06-14Add hg commands for style check so you can check at times other than commitNathan Binkert
2008-06-14Fix various SWIG warningsNathan Binkert
2008-06-14Add missing dependencies on .i filesNathan Binkert
2008-06-14scons: proper fix for hg version stuffNathan Binkert
2008-06-13scons: fix program_info.cc generationNathan Binkert
2008-06-13Automated merge with ssh://m5sim.org//repo/m5Steve Reinhardt
2008-06-13Get rid of bogus bus assertion.Steve Reinhardt
2008-06-13Get rid of bogus cache assertion.Steve Reinhardt
2008-06-13Scripts: Check for the appropriate build type as soon as possible.Ali Saidi
2008-06-13HG: Add compiled hg revision and date to the standard M5 output.Ali Saidi
2008-06-12Alpha: Get rid of an old include of a non-existant file.Gabe Black
2008-06-12Params: Allow nested namespaces in cxx_namespaceGabe Black
2008-06-12X86: Make the cpuid processor identifier return a real string.Gabe Black
2008-06-12X86: Make the code compile as 32 bit.Gabe Black
2008-06-12Params: Remove an unnecessary include.Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 13:56:51 +0000