index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2015-04-22
cpu: remove conditional check (count > 0) on o3 IQ squashes
Brandon Potter
2015-04-22
syscall_emul: implement clock_gettime system call
Brandon Potter
2015-04-22
syscall_emul: update x86 syscall table
Monir Mozumder
2015-04-22
syscall_emul: update getrlimit to use warn
Brandon Potter
2015-04-22
syscall_emul: fix warning with wrong syscall name
Brandon Potter
2015-04-22
base: add new ChunkGenerator method to identify last chunk
Brandon Potter
2015-04-20
stats: update a few stats from long O3 runs
Steve Reinhardt
2015-04-20
cpu: Remove the InOrderCPU from the tree
Andreas Hansson
2015-04-20
config: Remove memory aliases and rely on class name
Andreas Hansson
2015-04-15
Added tag stable_2015_04_15 for changeset e17949745150
Nilay Vaish
2015-04-14
stats: x86: changes due to recent patches
Nilay Vaish
2015-04-14
config, cpu: fix progress interval for switched CPUs
Malek Musleh
2015-04-13
cpu: re-organizes the branch predictor structure.
Dibakar Gope
2015-04-13
x86: implements x87 mult/div instructions
Nilay Vaish
2015-04-13
ruby: allow restoring from checkpoint when using DRAMCtrl
Lena Olson
2015-04-13
sim: Use NULL instead of None for testing filenames.
Nilay Vaish
2015-04-13
sim: fix function for emulating dup()
Nilay Vaish
2015-04-08
config: Support full-system with SST's memory system
Curtis Dunham
2015-04-08
ext: Add SST connector
Curtis Dunham
2015-04-03
stats: updates due to recent changesets.
Nilay Vaish
2015-04-03
dev: (un)serialize fix for the RTC and RTC Timer Interrupt events
Nikos Nikoleris
2015-04-03
sim: correct check for endianess
Ruslan Bukin
2015-04-03
dev: Extend access width for IDE control registers
Ruslan Bukin
2015-04-03
cpu: fix system total instructions accounting
Nikos Nikoleris
2015-04-03
x86: fix debug trace output for mwait
Lena Olson
2015-03-27
arm, configs: Do not forward snoops from I cache
Andreas Hansson
2015-03-27
mem: Support any number of master-IDs in stride prefetcher
Stephan Diestelhorst
2015-03-27
mem: Allocate cache writebacks before new MSHRs
Andreas Hansson
2015-03-27
mem: Cleanup flow for uncacheable accesses
Andreas Hansson
2015-03-27
mem: Ignore uncacheable MSHRs when finding matches
Andreas Hansson
2015-03-27
mem: Remove redundant allocateUncachedReadBuffer in cache
Andreas Hansson
2015-03-27
mem: Modernise MSHR iterators to C++11
Andreas Hansson
2015-03-27
tests: Update stats for cache block alignment
Andreas Hansson
2015-03-27
mem: Align all MSHR entries to block boundaries
Andreas Hansson
2015-03-27
mem: Rename PREFETCH_SNOOP_SQUASH flag to BLOCK_CACHED
Ali Jafri
2015-03-26
sim: Update limit_event reuse to final version
Curtis Dunham
2015-03-26
cpu: Fix InstPBTrace inheritance
Andreas Hansson
2015-03-23
mem: rename Locked/LOCKED to LockedRMW/LOCKED_RMW
Steve Reinhardt
2015-03-23
config: expand '~' and '~user' in paths
Steve Reinhardt
2015-03-23
misc: quote args in echoed command line
Steve Reinhardt
2015-03-23
config: Add ability to exit simulation after initialization
Curtis Dunham
2015-03-23
sim: Reuse the same limit_event in simulate()
Curtis Dunham
2015-03-23
mem: Tidy up Request
Andreas Hansson
2015-03-23
tests: Final reclassification of quick regressions
Andreas Hansson
2015-03-19
stats: update Minor stats due to PF bug fix
Steve Reinhardt
2015-03-19
tests: Recategorise regressions based on run time
Andreas Hansson
2015-03-19
test, arm: Add scripts to test checkpoints
Andreas Sandberg
2015-03-19
config: Add soak test for memtest.py
Andreas Hansson
2015-03-19
arm: Add a GICv2m device
Matt Evans
2015-03-19
arm: Remove the 'magic MSI register' in the GIC (PL390)
Matt Evans
[next]