index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2014-05-09
mem: Squash prefetch requests from downstream caches
Mitch Hayenga
2014-05-09
stats: Method stats source
Stephan Diestelhorst
2014-05-09
cpu, arm: Allow the specification of a socket field
Akash Bagdia
2014-05-09
mem: Auto-generate CommMonitor trace file names
Sascha Bischoff
2014-05-09
arm: Panics in miscreg read functions can be tripped by O3 model
Geoffrey Blake
2014-05-09
dev: Set HDLCD default pixel clock for 1080p @ 60Hz
Chris Emmons
2014-05-09
arm: quick hack to allow a greater number of CPUs to a guest OS
Matt Evans
2014-05-09
arm: Add Makefile for aarch64 build of util/m5
Eric Van Hensbergen
2014-05-09
arch: remove inline specifiers on all inst constrs, all ISAs
Curtis Dunham
2014-05-09
arm: cleanup ARM ISA definition
Curtis Dunham
2014-03-19
ext: disable PLY debugging
Curtis Dunham
2014-05-09
scons: Require SWIG >= 2.0.4 and remove vector typemaps
Curtis Dunham
2014-04-23
arm: Correctly display disassembly of vldmia/vstmia
Curtis Dunham
2014-04-23
util: Valgrind suppression addition
Mitch Hayenga
2014-04-23
sim: Use correct unit for abort message
Andreas Hansson
2014-04-23
cpu: Fix setTranslateLatency() bug for squashed instructions
Mitchell Hayenga
2014-04-23
misc: Proper type check and import for PortRef
Sascha Bischoff
2014-04-01
cpu: Fix case where o3 lsq could print out uninitialized data
Mitch Hayenga
2014-04-01
mem: Don't print out the data of a cache block
Mitch Hayenga
2014-04-23
arm: Don't use a stack allocated mnemonic
Mitchell Hayenga
2014-04-23
cpu: Add O3 CPU width checks
Dam Sunwoo
2014-04-23
base: explicitly suggest potential use of 'All' debug flags
Curtis Dunham
2014-04-23
arch: remove 'null update' check in isa-parser
Curtis Dunham
2014-02-10
stats: better error message for uninitialized statistic
Curtis Dunham
2014-04-22
stats: updates for pc-switcheroo-full due to o3 smt fix
Andreas Hansson
2014-04-19
stats: updates due to o3 smt fix
Nilay Vaish
2014-04-19
ruby: slicc: remove old documentation
Nilay Vaish
2014-04-19
ruby: slicc: slight change to rule for transitions
Nilay Vaish
2014-04-19
o3: Fix occupancy checks for SMT
Faissal Sleiman
2014-04-19
ruby: recorder: Fix (de-)serializing with different cache block-sizes
Marco Elver
2014-04-19
config: ruby: remove memory controller from network test
Nilay Vaish
2014-04-14
arm: set default kernels for VExpress_EMM and VExpress_EMM64
Anthony Gutierrez
2014-04-13
scons: Fix python-config parsing by adding strip()
Andreas Hansson
2014-04-10
config: add num-work-ids command line option
Gedare Bloom
2014-04-10
scons: compile on systems where python2 and python3 co-exist
Stian Hvatum
2014-04-09
kvm, x86: Add initial support for multicore simulation
Andreas Sandberg
2014-04-09
dev: Protect PollEvent processing when running in parallel mode
Andreas Sandberg
2014-04-08
ruby: slicc: change enqueue statement
Nilay Vaish
2014-04-08
ruby: coherence protocols: drop the phrase IntraChip
Nilay Vaish
2014-04-03
sim: Add the ability to lock and migrate between event queues
Andreas Sandberg
2014-04-01
ext: add McPAT source
Anthony Gutierrez
2014-04-01
arm: fix typos in makefile for ARM m5 util and link statically
Anthony Gutierrez
2014-04-01
configs: use SimpleMemory when using ruby in se mode
Nilay Vaish
2014-03-25
cpu: o3: lsq: Fix TSO implementation
Marco Elver
2014-03-23
stats: Update stats for DRAM changes
Andreas Hansson
2014-03-23
mem: Track DRAM read/write switching and add hysteresis
Andreas Hansson
2014-03-23
mem: Rename SimpleDRAM to a more suitable DRAMCtrl
Andreas Hansson
2014-03-23
mem: Change memory defaults to be more representative
Andreas Hansson
2014-03-23
mem: Add close adaptive paging policy to DRAM controller model
Wendy Elsasser
2014-03-23
mem: DRAM controller tidying up
Andreas Hansson
[prev]
[next]