summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2015-04-08config: Support full-system with SST's memory systemCurtis Dunham
2015-04-08ext: Add SST connectorCurtis Dunham
2015-04-03stats: updates due to recent changesets.Nilay Vaish
2015-04-03dev: (un)serialize fix for the RTC and RTC Timer Interrupt eventsNikos Nikoleris
2015-04-03sim: correct check for endianessRuslan Bukin
2015-04-03dev: Extend access width for IDE control registersRuslan Bukin
2015-04-03cpu: fix system total instructions accountingNikos Nikoleris
2015-04-03x86: fix debug trace output for mwaitLena Olson
2015-03-27arm, configs: Do not forward snoops from I cacheAndreas Hansson
2015-03-27mem: Support any number of master-IDs in stride prefetcherStephan Diestelhorst
2015-03-27mem: Allocate cache writebacks before new MSHRsAndreas Hansson
2015-03-27mem: Cleanup flow for uncacheable accessesAndreas Hansson
2015-03-27mem: Ignore uncacheable MSHRs when finding matchesAndreas Hansson
2015-03-27mem: Remove redundant allocateUncachedReadBuffer in cacheAndreas Hansson
2015-03-27mem: Modernise MSHR iterators to C++11Andreas Hansson
2015-03-27tests: Update stats for cache block alignmentAndreas Hansson
2015-03-27mem: Align all MSHR entries to block boundariesAndreas Hansson
2015-03-27mem: Rename PREFETCH_SNOOP_SQUASH flag to BLOCK_CACHEDAli Jafri
2015-03-26sim: Update limit_event reuse to final versionCurtis Dunham
2015-03-26cpu: Fix InstPBTrace inheritanceAndreas Hansson
2015-03-23mem: rename Locked/LOCKED to LockedRMW/LOCKED_RMWSteve Reinhardt
2015-03-23config: expand '~' and '~user' in pathsSteve Reinhardt
2015-03-23misc: quote args in echoed command lineSteve Reinhardt
2015-03-23config: Add ability to exit simulation after initializationCurtis Dunham
2015-03-23sim: Reuse the same limit_event in simulate()Curtis Dunham
2015-03-23mem: Tidy up RequestAndreas Hansson
2015-03-23tests: Final reclassification of quick regressionsAndreas Hansson
2015-03-19stats: update Minor stats due to PF bug fixSteve Reinhardt
2015-03-19tests: Recategorise regressions based on run timeAndreas Hansson
2015-03-19test, arm: Add scripts to test checkpointsAndreas Sandberg
2015-03-19config: Add soak test for memtest.pyAndreas Hansson
2015-03-19arm: Add a GICv2m deviceMatt Evans
2015-03-19arm: Remove the 'magic MSI register' in the GIC (PL390)Matt Evans
2015-03-19config: Specify OS type and release on command lineChris Emmons
2015-03-19cpu: Fix TrafficGen message formatWendy Elsasser
2015-03-19mem: Use emplace front/back for deferred packetsAndreas Hansson
2015-03-19mem: Enable CommMonitor to output traces in atomic modeGeoffrey Blake
2015-03-19config: Fix DRAM rank option in sweep scriptAndreas Hansson
2015-03-19tests: Bump timeout to 5 hoursAndreas Hansson
2015-02-11mem: remove redundant test in in Cache::recvTimingResp()Steve Reinhardt
2015-02-11mem: add local var in Cache::recvTimingResp()Steve Reinhardt
2015-02-11mem: restructure Packet cmd initialization a bit moreSteve Reinhardt
2015-03-14mem: clean up write buffer check in Cache::handleSnoop()Steve Reinhardt
2015-03-09tests: remove not maintained 20.eio-short detailed testNilay Vaish
2015-03-09stats: changes to due to recent set of patchesNilay Vaish
2015-03-09config: Fix for 'android' lookup in disk nameRizwana Begum
2015-03-09cpu: o3: another assert instead of checkNilay Vaish
2015-03-09cpu: o3: Remove unused code in iew, add assert instead.Nilay Vaish
2015-03-09cpu: o3: commit: mark pipeline delay variable as constsNilay Vaish
2015-03-09cpu: o3: remove unused stat variables.Nilay Vaish
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 20:01:33 +0000