Age | Commit message (Collapse) | Author |
|
|
|
|
|
|
|
|
|
|
|
Shifting to the right of a signed value when the MSB is one is technically
undefined behavior, even though in my experience it's done the "right thing"
and sign extended the value. This replaces the arithmetic right shift code in
ARM that uses that coincidence with some code that relies on bit math.
|
|
The shift amount when taken from a register is supposed to be truncated to an
8 bit value.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
This code doesn't use the parser at all, and moving it out reduces the
conceptual complexity of that code.
|
|
The macroop should never be executed, only it's microops will.
|
|
Fix so it works for older gccs.
|
|
--HG--
rename : src/arch/arm/isa/formats/basic.isa => src/arch/arm/isa/templates/basic.isa
|
|
|
|
Delete the now empty formats/util.isa.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
instructions.
|
|
|
|
|
|
|
|
|
|
|
|
processing ones.
|
|
|
|
|