gem5 - gem5

Age	Commit message (Expand)	Author
2017-11-29	cpu-minor: Add missing instruction stats	David Guillen Fandos
2017-11-29	arch-riscv: Remove static parts of AMOs out of ISA	Alec Roelke
2017-11-29	arch-riscv: Move parts of mem insts out of ISA	Alec Roelke
2017-11-29	arch-riscv: Move unknown out of ISA description	Alec Roelke
2017-11-29	arch-riscv: Move standard ops out of ISA	Alec Roelke
2017-11-28	cpu-o3: Add missing vector stat initializers	Andreas Sandberg
2017-11-28	arch-arm: Add haveEL pseudocode function	Giacomo Travaglini
2017-11-28	arch-arm: Add assertions when extracting an ArmSystem from a TC	Giacomo Travaglini
2017-11-28	tests: Move the bituniontest to be alongside the bitunion header.	Gabe Black
2017-11-28	scons: Build GTests in the directory they're declared.	Gabe Black
2017-11-28	tests: Reimplement the bituniontest as a googletest.	Gabe Black
2017-11-28	scons: Add in a new type of unit test called GTest.	Gabe Black
2017-11-28	tests: scons: Integrate the googletest library into the build.	Gabe Black
2017-11-28	tests: Import the googletest library, release version 1.8.0.	Gabe Black
2017-11-28	scons: Minor cleanup of how partial linking is handled in makeEnv.	Gabe Black
2017-11-28	arch-riscv: Move static_inst into a directory	Alec Roelke
2017-11-27	tests: Build the input file into the initest unit test.	Gabe Black
2017-11-27	scons: Break make_obj into make_static and make_shared functions.	Gabe Black
2017-11-27	scons: Remove the extra_deps option from the helper function make_obj.	Gabe Black
2017-11-27	scons: Get rid of a flag which makes Werror optional.	Gabe Black
2017-11-27	scons: Move some compiler flag setting code to the SConstruct.	Gabe Black
2017-11-27	scons: Get rid of SourceFile's done function.	Gabe Black
2017-11-27	scons: Switch from "guards" to "tags" on source files.	Gabe Black
2017-11-22	tests: Resurrect initest input file(s).	Gabe Black
2017-11-22	tests: Fix the stats unit test.	Gabe Black
2017-11-22	arch-arm: Add support for the brk instruction	Andreas Sandberg
2017-11-22	arch-arm: HVC instruction undefined in secure EL1	Giacomo Travaglini
2017-11-22	arch-riscv: Add missing system calls	Alec Roelke
2017-11-22	sim-se: Add default to SyscallDesc constructor	Alec Roelke
2017-11-22	sparc: Move integer StaticInst base classes out of the ISA desc.	Gabe Black
2017-11-22	sparc: Move the mem base classes out of the ISA description.	Gabe Black
2017-11-22	sparc: Move the microop/macroop base classes out of the ISA desc.	Gabe Black
2017-11-22	sparc: Return debug faults from unimplemented instructions.	Gabe Black
2017-11-22	sparc: Pull the unimplemented formats out of the ISA description.	Gabe Black
2017-11-22	sparc: Pull the "Uknown" StaticInst class out of the ISA description.	Gabe Black
2017-11-22	sparc: Pull most of the Nop format out of the ISA description.	Gabe Black
2017-11-22	sparc: Pull more StaticInst base classes out of the ISA desc.	Gabe Black
2017-11-22	sparc: Pull flat static instruction classes out of the ISA.	Gabe Black
2017-11-21	arch-arm: ArmPMU refactor	Jose Marinho
2017-11-21	arch-arm: Do not increment PMU cycle event in WFI/WFE	Jose Marinho
2017-11-21	cpu, cpu, sim: move Cycle probe update	Jose Marinho
2017-11-21	sim: Fix need to save address space info during serialization.	Austin Harris
2017-11-21	scons: Build error introduced by site_tools/default.py	Giacomo Travaglini
2017-11-21	arch-arm: Fix MCR/MRC disassemble	Giacomo Travaglini
2017-11-21	arch-arm: Fix MSR/MRS disassemble	Giacomo Travaglini
2017-11-21	cpu-o3: Prevent cpu from suspending if it is already draining	Nikos Nikoleris
2017-11-20	arch-arm: Ensure counters keep events on checkpoint resume	Jose Marinho
2017-11-20	cpu: Make automatic transition to OFF optional	Jose Marinho
2017-11-20	pwr: Adds logic to enter power gating for the cpu model	Anouk Van Laer
2017-11-20	sparc: Pull StaticInst base classes out of the ISA description.	Gabe Black