summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2006-08-11Pushed most of constants.hh back into isa_traits.hh and regfile.hh and create...Gabe Black
2006-08-11make test3.py usable again ... I guess I should fix up test4 and test5 too???Korey Sewell
2006-08-10really confused about this license but OK...Korey Sewell
2006-07-27Clean up some more config stuff.Kevin Lim
2006-07-27Update ref stats.Kevin Lim
2006-07-27Output the command line.Kevin Lim
2006-07-27Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-07-27Need config read/write latency.Kevin Lim
2006-07-26MIPS ISA runs 'hello world' in O3CPU ...Korey Sewell
2006-07-26Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-07-26Added alot of fp instructions, and some impdep instructions.Gabe Black
2006-07-26Now ignore sigactionGabe Black
2006-07-23Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmemKorey Sewell
2006-07-23This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...Korey Sewell
2006-07-23Merge m5.eecs.umich.edu:/bk/newmemGabe Black
2006-07-23Added myself to the authors list.Gabe Black
2006-07-23Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-07-23Fix up test.pyKevin Lim
2006-07-22Reorganized SPARC binariesGabe Black
2006-07-22Fixed subtract with carry, and started some work with floating point.Gabe Black
2006-07-22Last minute check in. Very few functional changes other than some minor conf...Kevin Lim
2006-07-21Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-07-21Rearrange the FS configs to be more shared. Also check in the full-system te...Kevin Lim
2006-07-21Missed some files in a previous check-in. Also check-in the SMT tests. Refe...Kevin Lim
2006-07-21Minor functionality updates.Kevin Lim
2006-07-21Some reorganization. Options are all handled at the user level script. Move...Kevin Lim
2006-07-20Fixed a glitch in the disassembly output.Gabe Black
2006-07-20Merge m5.eecs.umich.edu:/bk/newmemGabe Black
2006-07-20Merge zizzer:/bk/newmemAli Saidi
2006-07-20Move PioPort timing code into Simple Timing Port objectAli Saidi
2006-07-20Enforce the timing cpu ticking at it's clock rateAli Saidi
2006-07-19Merge zizzer:/bk/newmemAli Saidi
2006-07-19Merge zizzer:/bk/newmemAli Saidi
2006-07-19Change the device latency here to a latency rather than a TickAli Saidi
2006-07-19Minor changes to reflect state used for regression stats.Kevin Lim
2006-07-19Put regression tests back into m5. They are located in the "tests" directory...Kevin Lim
2006-07-19Get the path to load the ini file from. I'm not sure if this fix is needed i...Kevin Lim
2006-07-19O3CPU fixes.Kevin Lim
2006-07-19Some minor compiling fixes.Kevin Lim
2006-07-19Update configs.Kevin Lim
2006-07-19Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-07-19Cleaned things up a little.Gabe Black
2006-07-18Merge m5.eecs.umich.edu:/bk/newmemGabe Black
2006-07-17update test3Korey Sewell
2006-07-14Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-07-14Minor updates.Kevin Lim
2006-07-14Fix the CheckerCPU being included via python.Kevin Lim
2006-07-14forgot tidKorey Sewell
2006-07-14For now, halt context is the same as deallocating.Korey Sewell
2006-07-14MIPS specific fixes ... the main thing is that SMT threads get their own stac...Korey Sewell
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-04 21:42:07 +0000