summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2014-12-05x86: Implement a remote GDB stub.Gabe Black
2014-12-05misc: Add some utility functions for schedule inst commit events.Gabe Black
2014-12-05misc: Rename the GDB "Event" event class to InputEvent.Gabe Black
2014-12-05sim: Ensure GDB interrupts the simulation at an instruction boundary.Gabe Black
2014-12-05cpu: Only check for PC events on instruction boundaries.Gabe Black
2014-12-05misc: Make the GDB register cache accessible in various sized chunks.Gabe Black
2014-12-04config: Add two options for setting the kernel command line.Gabe Black
2014-12-04x86: Rework opcode parsing to support 3 byte opcodes properly.Gabe Black
2014-12-04arch: Allow named constants as decode case values.Gabe Black
2014-12-04config: ruby: mi protocol: correct master slave setting for dmaNilay Vaish
2014-12-02x86: Clean up style in process.cc.Gabe Black
2014-12-03sim: Make it possible to override the breakpoint length check.Gabe Black
2014-12-03config: Get rid of some extra spaces around default arguments.Gabe Black
2014-12-03ide: Accept the IDLE (0xe3) ATA command.Gabe Black
2014-12-03dev: Support translating left and right ALT keys.Gabe Black
2014-12-02stats: Bump stats for fixes, mostly TLB and WriteInvalidateAndreas Hansson
2014-12-02scons: Ensure dictionary iteration is sorted by keyAndreas Hansson
2014-12-02mem: Support WriteInvalidate (again)Curtis Dunham
2014-12-02mem: Remove WriteInvalidate supportCurtis Dunham
2014-12-02cpu: Fix retries on barrier/store in Minor's store bufferAndrew Bardsley
2014-12-02cpu: Fix memoryIssueLimit checking in MinorAndrew Bardsley
2014-12-02arm: Fix TLB ignoring faults when table walkingAndrew Bardsley
2014-12-02config: Fix to SystemC example's event handlingAndrew Bardsley
2014-12-02config: SystemC Gem5Control top level additionsAndrew Bardsley
2014-12-02stats: Bump stats for o3 LSQ changesAndreas Hansson
2014-12-02cpu, o3: Ignored invalidate causing same-address load reorderingMarco Elver
2014-12-02cpu: Always mask the snoop address when performing lock checkAndreas Hansson
2014-12-02cpu: Move packet deallocation to recvTimingResp in the O3 CPUStephan Diestelhorst
2014-12-02mem: Relax packet src/dest check and shift onus to crossbarAndreas Hansson
2014-12-02mem: Clean up packet data allocationAndreas Hansson
2014-12-02mem: Cleanup Packet::checkFunctional and hasData usageAndreas Hansson
2014-12-02mem: Make the requests carried by packets constAndreas Hansson
2014-12-02mem: Make Request getters constAndreas Hansson
2014-12-02mem: Add checks and explanation for assertMemInhibit usageAndreas Hansson
2014-12-02mem: Assume all dynamic packet data is array allocatedAndreas Hansson
2014-12-02mem: Remove redundant Packet::allocate callsAndreas Hansson
2014-12-02mem: Use const pointers for port proxy write functionsAndreas Hansson
2014-12-02mem: Add const getters for write packet dataAndreas Hansson
2014-12-02mem: Remove null-check bypassing in Packet::getPtrAndreas Hansson
2014-12-02mem: Add a GDDR5 DRAM configOmar Naji
2014-11-24stats: Bump stats after static analysis fixesAndreas Hansson
2014-11-24misc: Another round of static analysis fixupsAndreas Hansson
2014-11-23mem: Page Table map api modificationAlexandru Dutu
2014-11-23mem: Multi Level Page Table bug fixAlexandru Dutu
2014-11-23mem: Page Table long linesAlexandru Dutu
2014-11-23config, kvm: Enabling KvmCPU in SE modeAlexandru Dutu
2014-11-23x86: Segment initialization to support KvmCPU in SEAlexandru Dutu
2014-11-23kvm, x86: Adding support for SE mode executionAlexandru Dutu
2014-11-23cpuid, x86: Enabling more features in CPUidAlexandru Dutu
2014-11-23Backed out prior changeset f9fb64a72259Steve Reinhardt