index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2019-11-27
base, python: Allow dirname selection for the interpreter
Giacomo Travaglini
2019-11-27
configs: Add --redirects for syscall emulation
Giacomo Travaglini
2019-11-27
base: Fix DPRINTF_UNCONDITIONAL on gem5.fast
Giacomo Travaglini
2019-11-27
configs: Add root redirect path in SE mode only when set
Giacomo Travaglini
2019-11-27
sim-se: Check Path redirection when mmapping
Giacomo Travaglini
2019-11-27
configs: Fix baremetal platform
Giacomo Travaglini
2019-11-26
sim: prefix --debug-flags Event logs with the flag name
Ciro Santilli
2019-11-26
cpu: prefix ExecEnable to the native trace to match DPRINTF
Ciro Santilli
2019-11-26
base: generalize ExecTicks to all messages with FmtTicksOff
Ciro Santilli
2019-11-26
base: create DPRINTF_UNCONDITIONAL
Ciro Santilli
2019-11-26
base: add the --debug-flag to DPRINTF output with FmtFlag
Ciro Santilli
2019-11-26
arch-arm: Make the Tarmac parsed registers case insensitive
Giacomo Travaglini
2019-11-26
arch-riscv: Fix immediate decoding for integer shift immediate instructions
Ian Jiang
2019-11-26
arch-riscv: Fix disassembling for fence and fence.i
Ian Jiang
2019-11-26
arch,cpu: Get rid of ISA_HAS_CC_REGS and its associated ifdefs.
Gabe Black
2019-11-25
arm: Stop serializing ISA values wihch are cached from the system.
Gabe Black
2019-11-25
arch-arm: default MIDR for Armv8 ISA processors
Adrian Herrera
2019-11-25
dev-arm: Adjust off_chip ranges in VExpress_GEM5 platform
Giacomo Travaglini
2019-11-25
cpu: log thread activate and suspend with --debug-flags Thread
Ciro Santilli
2019-11-25
sim-se: don't wake up threads that are halted on futex
Ciro Santilli
2019-11-25
arch-riscv: Fix disassembling for atomic instructions
Ian Jiang
2019-11-25
arch-riscv: Fix disassembling of operand list for compressed instructions
Ian Jiang
2019-11-25
arch-riscv: Fix disassembling of immediate for U-type instructions
Ian Jiang
2019-11-22
arch-riscv: Fix bug in serialize and unserialize of Interrutps
IanJiangICT
2019-11-21
scons: Use the new error() and warning() methods.
Gabe Black
2019-11-21
scons: Add "warning" and "error" methods.
Gabe Black
2019-11-21
scons: Use HAVE_PROTOC when building protobuf files.
Gabe Black
2019-11-21
scons: Don't use PROTOC for the protoc command and to flag its presence.
Gabe Black
2019-11-21
tests,base: Added GTests for exec_ecoff.h and exec_aout.h
Bobby R. Bruce
2019-11-21
test,base: Added GTest for base/loader/image_file_data.cc
Bobby R. Bruce
2019-11-21
base: Remove tests making use of Big/LittleEndianOrder Namespace
Giacomo Travaglini
2019-11-20
base,tests: Expanded GTests for addr_range.hh
Brandon Potter
2019-11-20
system-arm: gitignore the aarch64 bootloader object files
Ciro Santilli
2019-11-20
system-arm: ignore .gen directory that contains DTS files
Ciro Santilli
2019-11-20
system-arm: Use dts include instead of cpp in ARM DTBs
Bertrand Marquis
2019-11-20
system-arm: Rework boot loader makefile to be more generic
Bertrand Marquis
2019-11-20
tests, base: Added GTests for base/intmath.cc
Bobby R. Bruce
2019-11-20
tests, base: Removed dead code from base/intmath
Mahyar Samani
2019-11-18
arch: Get rid of the (Big|Little)EndianGuest namespaces.
Gabe Black
2019-11-18
arch: Make and use endian specific versions of the mem helpers.
Gabe Black
2019-11-18
arch-arm: R/W interface to AArch32 HCR2 misc reg
Adrian Herrera
2019-11-18
mem-cache: Initialize all members of `QueuedPrefetcher::DeferredPacket`.
Isaac Sánchez Barrera
2019-11-18
mem-cache: Fix destructor of `BasePrefetcher::PrefetchInfo`.
Isaac Sánchez Barrera
2019-11-18
arch-arm: Fix short descriptors cacheability during table walks
Giacomo Travaglini
2019-11-18
arch-arm: Fix long descriptors cacheability during table walks
Giacomo Travaglini
2019-11-16
tests: Added GTests for byteswap.hh
Bobby R. Bruce
2019-11-14
tests: Specify a non-default root folder for regressions
Giacomo Travaglini
2019-11-14
tests, base: Removed ambiguity from base/intmath.hh
Mahyar Samani
2019-11-14
arch-arm: Refactor code to check if gic is GicV2
Chun-Chen TK Hsu
2019-11-14
config: Add fastmodel cluster in fs_bigLITTLE.py
Chun-Chen TK Hsu
[next]