index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2019-10-25
cpu,sim: Get rid of a bunch of conditional compilation for PCEvents.
Gabe Black
2019-10-25
cpu: Don't print the CPU name when a (Break|Panic)PCEvent happens.
Gabe Black
2019-10-25
cpu: Pass the address to check into the PCEventQueue service method.
Gabe Black
2019-10-25
sim: Make the System object a PCEventScope.
Gabe Black
2019-10-25
cpu: Stop checking for PC changes when servicing a PCEventQueue.
Gabe Black
2019-10-25
cpu: Create a PCEventScope class to abstract the scope of PCEvents.
Gabe Black
2019-10-24
tests: Added GTests for base/str.cc
Bobby R. Bruce
2019-10-24
cpu, sim-se: don't wake up threads that are awake in futex
Ciro Santilli
2019-10-24
sim-se: fix futexFunc TGT_FUTEX_WAIT always selects bitset
Ciro Santilli
2019-10-23
fastmodel: Add string constructors which delegate to const char * ones.
Gabe Black
2019-10-23
cpu: Apply the ARM TLB rework to the O3 checker CPU.
Gabe Black
2019-10-23
arch: Drop sysctl support if built against glibc
Tommaso Marinelli
2019-10-22
configs: Clean setupBootLoader signature
Giacomo Travaglini
2019-10-22
configs: Do not assume bootmem is a System child
Giacomo Travaglini
2019-10-22
dev-arm, configs: Using _on_chip_memory for on chip memory
Giacomo Travaglini
2019-10-21
cpu: Apply the ARM TLB rework to the checker CPU.
Gabe Black
2019-10-21
misc: Add Giacomo Travaglini as an Arm maintainer
Andreas Sandberg
2019-10-19
cpu,arm: Push the stage 2 MMUs out of the CPU into the TLBs.
Gabe Black
2019-10-19
arch: Remove the "interrupts.hh" switching header file.
Gabe Black
2019-10-19
arch: Make a base class for Interrupts.
Gabe Black
2019-10-18
dev-arm: Check for gem5 extensions in GicV2
Tiago Muck
2019-10-18
tests: Added GTests for base/bitfield.hh
Bobby R. Bruce
2019-10-18
arch: Get rid of the unused GenericTLB.
Gabe Black
2019-10-18
cpu: Turn the stage 2 ARM MMUs from params to children.
Gabe Black
2019-10-18
x86: Turn the local APIC Interrupts class into a SimObject.
Gabe Black
2019-10-18
tests: Added GTests for base/atomicio.cc
Bobby R. Bruce
2019-10-18
base: Add classes that encapsulate a channel address
Andreas Sandberg
2019-10-18
mem: Delete the MessageReq and MessageResp memory commands.
Gabe Black
2019-10-17
arm: Don't force the ArmISA::TLB in vtophys.cc.
Gabe Black
2019-10-17
cpu: Clean up some style issues in pc_event.(hh|cc).
Gabe Black
2019-10-17
cpu: Get rid of load count based events.
Gabe Black
2019-10-16
base: Add addIntlvBits to AddrRange
Andreas Sandberg
2019-10-16
base: Using scoped string in DPRINTFNR
Giacomo Travaglini
2019-10-16
base: Fix gem5.fast compilation
Giacomo Travaglini
2019-10-16
arch,base,sim: Move Process loader hooks into the Process class.
Gabe Black
2019-10-15
x86: Use a std::function to handle MSI completion.
Gabe Black
2019-10-15
arch,base: Restructure the object file loaders.
Gabe Black
2019-10-15
cpu: Delete the unused sched_break_pc(_sys) functions.
Gabe Black
2019-10-15
arch-x86: Make LFENCE a serializing instruction
Isaac Richter
2019-10-15
dev-arm: Carve out a portion of VExpress_GEM5 for the bootloader
Giacomo Travaglini
2019-10-15
configs: Add simpleSystem helper to generate devices.SimpleSystem
Giacomo Travaglini
2019-10-15
sim,cpu: Get rid of the unused instEventQueue.
Gabe Black
2019-10-15
x86: De-x86ify the IntMasterPort.
Gabe Black
2019-10-14
Tests: Added GTests for base/callback.cc
Bobby R. Bruce
2019-10-14
x86: Simplify and consolidate the code that assembles an MSI on x86.
Gabe Black
2019-10-14
fastmodel: Expose all CPU communication ports from the GIC.
Gabe Black
2019-10-14
misc: Updating contributing.md to discuss Gerrit guidelines
Bobby R. Bruce
2019-10-13
mem-cache: set the second chance to false when inserting a block
Mingyuan
2019-10-12
mem-cache: Fixed a bug in MRU replacement policy
Mingyuan
2019-10-12
x86: Stop using and delete the x86 IntDevice class.
Gabe Black
[prev]
[next]