summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2020-01-07cpu: Use enums for O3CPU store value forwardingGabor Dozsa
2020-01-07system-arm: GICv2/GICv3 have different Distributor addressesGiacomo Travaglini
2020-01-07system-arm: Rename ARM bootloader sourceGiacomo Travaglini
2020-01-07system-arm: Rename ARM bootloader directoriesGiacomo Travaglini
2020-01-07misc: Reflect changes of arm bootloader nameAdrian Herrera
2020-01-07scons: Cleanup code that enables asan and ubsanNikos Nikoleris
2020-01-07mem-cache: Forward snoops when the cache is not respondingNikos Nikoleris
2020-01-07mem-cache: Ensure that responses get data from the right sourceNikos Nikoleris
2020-01-07systemc: fix gem5_to_tlm bridgeEarl Ou
2020-01-07fastmodel: Implement the vecPredReg accessor functions.Gabe Black
2020-01-07arch,sim: Stop decoding the pseudo inst subfunc value.Gabe Black
2020-01-06arch,sim: Use the guest ABI mechanism with pseudo instructions.Gabe Black
2020-01-06arch-arm: Semihosting, specify files root dirAdrian Herrera
2020-01-06dev-arm: Fix SMMUv3 walkMasks in page table opsMichiel van Tol
2020-01-06dev-arm: Fix SMMUv3 16KB next-level table address maskingGiacomo Travaglini
2020-01-06dev-arm: GICv3, handle GICR_ICFGR0 WI behaviourAdrian Herrera
2020-01-06mem-cache: Avoid write merging if there are reads in betweenNikos Nikoleris
2020-01-06configs-arm: enable PMU instantiation in CpuClusterAdrian Herrera
2020-01-03sim: Move destructor of Port to publicYu-hsin Wang
2020-01-03cpu: Fix issue with MinorCPU predicated-false mem. accessesGiacomo Gabrielli
2020-01-03cpu: Disable MinorCPU value forwarding with write strobesGabor Dozsa
2020-01-03misc: Added 'fastmodel' to MAINTAINERSBobby R. Bruce
2019-12-30fastmodel: Fix compilation errorsChun-Chen TK Hsu
2019-12-27fastmodel: Move ARM but not CortexA76 specific bits to the IRIS TC.Gabe Black
2019-12-27fastmodel: Move the ARM IRIS threadcontext into CortexA76.Gabe Black
2019-12-27fastmodel: Mostly collapse ARM base classes for the CortexA76 CPU.Gabe Black
2019-12-27fastmodel: Checkpoint the TCs when checkpointing a fast model CPU.Gabe Black
2019-12-27fastmodel: Handle "special" vector regs without calling into IRIS.Gabe Black
2019-12-24fastmodel: Implement readVecRegFlat for ArmThreadContext.Gabe Black
2019-12-24fastmodel: Determine what space to use for breakpoints dynamically.Gabe Black
2019-12-23fastmodel: Implement PC based events.Gabe Black
2019-12-23tests: Always print stderr in gem5 FixturesGiacomo Travaglini
2019-12-21base: Fix negative op-assign of SatCounterDaniel R. Carvalho
2019-12-20configs: arm realview(64) regressions using VExpress_GEM5_V1Giacomo Travaglini
2019-12-20systemc: Fix tlm2 socket integrationJui-min Lee
2019-12-20arch-arm: Fix clang warningsJui-min Lee
2019-12-19arch-arm: Fix decoding of LDFF1x scalar plus scalarAdrià Armejach
2019-12-18arch-arm: Semihosting, fix SYS_FLENAdrian Herrera
2019-12-18sim: kernelExtras optional load addressesAdrian Herrera
2019-12-18python: fix "fatal" usage in fdthelperAdrian Herrera
2019-12-18arch-arm: Secure EL2 checkingAdrian Herrera
2019-12-18arch-arm: AArch64 trap check, arbitrary ECs/ImmsAdrian Herrera
2019-12-18x86: Fix some bugs with KVM in SE mode on Intel machines.Gabe Black
2019-12-17sim: Include some required headers in the syscall debug macros header.Gabe Black
2019-12-17fastmodel: Tell fast model not to shutdown when time stops.Gabe Black
2019-12-17fastmodel: Implement port proxies.Gabe Black
2019-12-17fastmodel: Create a TLB model which uses IRIS to do translations.Gabe Black
2019-12-17fastmodel: Add an address translation mechanism to the ThreadContext.Gabe Black
2019-12-17misc: Add Giacomo Travaglini to PMCJason Lowe-Power
2019-12-17base: Fix AddrRange::isSubset() checkNikos Nikoleris
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-18 09:25:02 +0000