summaryrefslogtreecommitdiff
path: root/arch/alpha/isa_desc
AgeCommit message (Expand)Author
2005-02-25Initial light-weight OoO CPU checkin, along with gcc-3.4 fixes.Kevin Lim
2005-02-04Hand mergeKevin Lim
2005-02-03Add support for CPU models to execute the effectiveSteve Reinhardt
2005-01-11Merge changes.Kevin Lim
2004-11-13Macros are nasty, so let's get rid of them. Convert allNathan Binkert
2004-09-20Update copies to work around alignment faults.Erik Hallnor
2004-08-20Check in of new CPU. This checkin works under non-Fullsystem mode, with no c...Kevin Lim
2004-08-02added m5 debug and m5 switch cpu instruction (doesn't work yet) andAli Saidi
2004-07-01implement the readfile pseudo instruction that will readNathan Binkert
2004-06-22pull from head before pushing linux treeAli Saidi
2004-06-15Get software prefetching to work in full-system mode.Steve Reinhardt
2004-06-10Fixes for detailed boot, made cttz and ctlz instructions more compact,Ali Saidi
2004-06-04Added ctlz and cttz instructions to isa_desc for use in the PAL code.Ali Saidi
2004-05-31Renamed OpClass enum members: they all end in 'Op' now.Steve Reinhardt
2004-05-18Replace explicit xc->misspeculating() tests in execute() methodsSteve Reinhardt
2004-05-17Significant changes to ISA description to completely factorSteve Reinhardt
2004-05-13remove the annotation junkNathan Binkert
2004-05-10Do a better job of factoring out CPU model in ISA description.Steve Reinhardt
2004-03-04Reenable functioning copies.Erik Hallnor
2004-03-04AutomergedErik Hallnor
2004-03-04Copy implementationsErik Hallnor
2004-02-29Remove copys from isa_desc, and implement a store and forward bus bridgeErik Hallnor
2004-02-29fix rpccNathan Binkert
2004-02-28Fix handling of rpcc in full-system mode.Steve Reinhardt
2004-02-27Added copy instructions to the ISA. Well it didn't break anything yet...Erik Hallnor
2004-02-26Make SW prefetch flag a parameter again, and add code to makeSteve Reinhardt
2004-02-09Add support for memory barriers.Steve Reinhardt
2004-02-04Add support for "serializing" instructions that flushSteve Reinhardt
2004-02-03Fix bug: forgot branchTarget() method on indirect branches.Steve Reinhardt
2004-01-27a bunch of warning fixesNathan Binkert
2003-12-16Fix previously committed call_pal fix... the main problem was in theSteve Reinhardt
2003-12-15Fixes for full-system call_pal instruction.Steve Reinhardt
2003-12-09Generate a fault when a privileged PAL call isSteve Reinhardt
2003-11-03AutomergeSteve Reinhardt
2003-11-03Minor changes to instruction trace output.Steve Reinhardt
2003-11-03Make it so the quiesce instruction is conditionally enabledNathan Binkert
2003-11-02Move the m5 pseudo instructions into their own fileNathan Binkert
2003-11-02Implement more m5 pseduo opcodes:Nathan Binkert
2003-11-02SimExit takes a time nowNathan Binkert
2003-11-02deprecate the m5exit instruction and rename it to m5exit_oldNathan Binkert
2003-10-28Clean up a few spots where we weren't handling of misspeculation correctly.Steve Reinhardt
2003-10-28emulate callpal halt for non FULL_SYSTEMNathan Binkert
2003-10-26Fix some problems with stats reset & floss counters.Steve Reinhardt
2003-10-24Added m5func "resetstats" to allow scriptable reset of statistics inside simAndrew Schultz
2003-10-21Created new M5 instruction to allow an integer parameter (init_param) to be s...Andrew Schultz
2003-10-18Add comment to elaborate on store-conditional result code (and removeSteve Reinhardt
2003-10-13Rename CPU object to FullCPUSteve Reinhardt
2003-10-13Rename full_cpu/cpu.cc,hh to full_cpu.cc,hh.Steve Reinhardt
2003-10-10Make include paths explicit and update makefile accordingly.Steve Reinhardt
2003-10-07Import changesetSteve Raasch
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 12:01:47 +0000