index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
Age
Commit message (
Expand
)
Author
2006-02-20
make MIPS specific
Korey Sewell
2006-02-20
load/store instruction format ... now generates load/store code
Korey Sewell
2006-02-20
Support for All Jump Instructions ...
Korey Sewell
2006-02-19
Reapplied changes which were undone by a pull
Gabe Black
2006-02-19
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/m5
Gabe Black
2006-02-19
Merge gblack@m5.eecs.umich.edu:/bk/multiarch
Gabe Black
2006-02-19
Changes to untemplate StaticInst and StaticInstPtr, change the isa to a names...
Gabe Black
2006-02-19
Merge zizzer:/bk/m5
Ali Saidi
2006-02-19
forgot a negative sign
Ali Saidi
2006-02-18
Move Linux/Tru64 architecture independent code into kern/*
Ali Saidi
2006-02-18
Support NNPC and branch instructions ... Outputs to decoder.cc correctly
Korey Sewell
2006-02-18
Merge gblack@m5.eecs.umich.edu:/bk/multiarch
Gabe Black
2006-02-18
Changed the isa from a class to a namespace, untemplated StaticInst and Stati...
Gabe Black
2006-02-18
changes from mergedmem
Korey Sewell
2006-02-18
use string name to figure out if we have a "AndLink" instruction
Korey Sewell
2006-02-18
MIPS generates ISA code through scons '.../decoder.cc'!!!
Korey Sewell
2006-02-16
Remove fake fault.
Kevin Lim
2006-02-16
Merge ktlim@zizzer:/bk/m5
Kevin Lim
2006-02-16
Fixes to handle generating the initiateAcc and completeAcc functions a little...
Kevin Lim
2006-02-16
Get ISA parser to at least include all the ISA correctly ... crashes with "No...
Korey Sewell
2006-02-16
Merge zizzer:/bk/multiarch
Korey Sewell
2006-02-16
file name changes ... minor ISA changes
Korey Sewell
2006-02-16
Some changes which weren't needed before doing a bk pull were needed afterwar...
Gabe Black
2006-02-16
Merge gblack@m5.eecs.umich.edu:/bk/multiarch
Gabe Black
2006-02-16
Changed the fault enum into a class, and fixed everything up to work with it....
Gabe Black
2006-02-15
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/m5
Gabe Black
2006-02-15
...
Korey Sewell
2006-02-15
Gives separate methods for initiating and completing a memory access, which w...
Kevin Lim
2006-02-15
Merge zizzer:/bk/m5
Ali Saidi
2006-02-15
endian fixes and compiles on mac os x
Ali Saidi
2006-02-14
Merge zizzer:/bk/multiarch
Korey Sewell
2006-02-14
another big step to a parsable ISA ... no errors after I used a symbolic link...
Korey Sewell
2006-02-14
trying to get ISA to parse correctly ...
Korey Sewell
2006-02-14
New files to fix building the SPARC_SE and MIPS_SE isa_parser.py generated fi...
Gabe Black
2006-02-14
Fixed a path in the alpha isa description.
Gabe Black
2006-02-14
Merge zizzer:/bk/multiarch
Korey Sewell
2006-02-14
make MIPS MT instructions decodable ...
Korey Sewell
2006-02-12
Pseudo instructions are now passed whatever instructions they need by the dec...
Gabe Black
2006-02-12
Removed isa_traits.hh from targetarch, moved vptr.hh from arch/alpha to sim, ...
Gabe Black
2006-02-12
Merge gblack@m5.eecs.umich.edu:/bk/multiarch
Gabe Black
2006-02-12
vptr.hh:
Gabe Black
2006-02-12
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/m5
Gabe Black
2006-02-12
Polishing of isa_parser.py internal operand handling, resulting in
Steve Reinhardt
2006-02-11
Minor cleanup of operand type and traits code in isa_parser.py.
Steve Reinhardt
2006-02-11
Add keyword parameters and list-valued arguments to
Steve Reinhardt
2006-02-11
fix #if. I wonder why my compiler had no issues. Even though it is clearly
Ali Saidi
2006-02-11
hello world works on a BE host for a LE guest
Ali Saidi
2006-02-10
Merge zizzer:/bk/m5
Ali Saidi
2006-02-10
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/m5
Gabe Black
2006-02-10
Merge zizzer:/bk/m5
Ali Saidi
[next]