summaryrefslogtreecommitdiff
path: root/configs/common/Caches.py
AgeCommit message (Expand)Author
2011-02-01X86: Add L1 caches for the TLB walkers.Gabe Black
2009-09-22python: Move more code into m5.util allow SCons to use that code.Nathan Binkert
2008-07-16mem: use single BadAddr responder per system.Steve Reinhardt
2007-08-10DMA: Add IOCache and fix bus bridge to optionally only send requests oneAli Saidi
2007-06-30Get rid of remaining traces of obsolete CoherenceProtocol object.Steve Reinhardt
2007-05-10remove hit_latency and make latency do the right thingAli Saidi
2006-11-15Add L2 cache option to fs.py --l2cacheRon Dreslinski
2006-10-27factor out common run code from se.py and fs.py.Lisa Hsu