index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
common
/
CpuConfig.py
Age
Commit message (
Expand
)
Author
2018-03-06
config: Switch from the print statement to the print function.
Gabe Black
2017-07-28
config: Discover CPU timing models based on target ISA
Andreas Sandberg
2017-07-03
config: Clean up core timing model discovery
Andreas Sandberg
2017-07-03
config: Move core timing models to config/common/cores
Andreas Sandberg
2017-06-30
config: Add missing import of 'fatal' in CpuConfig
Andreas Sandberg
2017-05-18
arm, config: added support for ex5 model of big.LITTLE
Pierre-Yves PĂ©neau
2017-05-06
config: Remove support for CPU aliases.
Gabe Black
2016-10-26
config: Break out base options for usage with NULL ISA
Andreas Hansson
2015-12-07
config: Enable elastic trace capture and replay in se/fs
Radhika Jagtap
2015-06-01
kvm, arm: Add support for aarch64
Andreas Sandberg
2015-01-20
scons: Do not build the InOrderCPU
Andreas Hansson
2014-07-23
cpu: `Minor' in-order CPU model
Andrew Bardsley
2013-09-30
config: Add a 'kvm' CPU alias
Andreas Sandberg
2013-02-15
config: Cleanup CPU configuration
Andreas Sandberg