index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
common
/
MemConfig.py
Age
Commit message (
Expand
)
Author
2015-04-20
config: Remove memory aliases and rely on class name
Andreas Hansson
2015-04-08
config: Support full-system with SST's memory system
Curtis Dunham
2015-02-03
config: Add XOR hashing to the DRAM channel interleaving
Andreas Hansson
2015-02-03
config: Adjust DRAM channel interleaving defaults
Andreas Hansson
2014-12-23
config: Expose the DRAM ranks as a command-line option
Andreas Hansson
2014-11-06
ruby: interface with classic memory controller
Nilay Vaish
2014-10-11
config: separate function for instantiating a memory controller
Nilay Vaish
2014-03-23
mem: Rename SimpleDRAM to a more suitable DRAMCtrl
Andreas Hansson
2014-03-23
mem: More descriptive address-mapping scheme names
Andreas Hansson
2014-02-18
mem: Add a wrapped DRAMSim2 memory controller
Andreas Hansson
2014-01-27
config: allow more than 3GB of memory for x86 simulations
Nilay Vaish
2013-08-19
config: Command line support for multi-channel memory
Andreas Hansson
2013-05-30
mem: More descriptive DRAM config names
Andreas Hansson
2013-05-30
mem: Add a LPDDR3-1600 configuration
Andreas Hansson
2013-04-22
config: Add a mem-type config option to se/fs scripts
Andreas Hansson