index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
common
/
Options.py
Age
Commit message (
Expand
)
Author
2010-01-29
ruby: FS support using the new configuration system
Brad Beckmann
2010-01-29
ruby: reorganized ruby python configuration
Brad Beckmann
2009-11-18
m5: Added option to take a checkpoint at the end of simulation
Brad Beckmann
2009-11-18
m5: Moved profile option since Simulation depends on it.
Brad Beckmann
2009-09-16
configs: add maxinsts option on command line
Korey Sewell
2009-05-05
cpus: fix cpu progress event
Korey Sewell
2009-02-10
Configs: Add support for the InOrder CPU model
Korey Sewell
2008-02-27
Configs: Make using Simpoints easier with some config files that support them...
Rick Strong
2008-02-22
add instruction count fast forwaing and max instruction options
Vilas Sridharan
2007-08-08
Added fastmem option.
Vincentius Robby
2007-05-15
add an l2 cache option to se example config
Ali Saidi
2006-10-30
decouple the switch option from the warmup period option - parsing was confus...
Lisa Hsu
2006-10-30
add some comments and make the warmup period in a switchover parameterizable.
Lisa Hsu
2006-10-27
factor out common run code from se.py and fs.py.
Lisa Hsu