index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
common
/
Simulation.py
Age
Commit message (
Expand
)
Author
2007-03-06
Move all of the parameters of the Root SimObject so they are
Nathan Binkert
2007-01-30
fix some checkpointing annoyances
Ali Saidi
2006-11-26
Include check for making sure caches are enabled.
Kevin Lim
2006-11-09
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-11-09
Clean up config scripts to not have to worry about attaching a cache only to ...
Kevin Lim
2006-11-08
simplify maxtick parsing in both the python and the c++.
Lisa Hsu
2006-11-08
change to os.path.join like nate wanted.
Lisa Hsu
2006-11-01
factor some more commone code and enable going from checkpoint into arbitrary...
Lisa Hsu
2006-11-01
make it so that you can do a standard switch without the caches option. this...
Lisa Hsu
2006-11-01
change name of 2nd switch_cpu so that ckpt recovery with multiple cpus doens'...
Lisa Hsu
2006-10-31
Fix up configs.
Kevin Lim
2006-10-30
se.py, fs.py:
Lisa Hsu
2006-10-30
ensure that there is a "/" between the cptdir and the cpt.%d.
Lisa Hsu
2006-10-30
decouple the switch option from the warmup period option - parsing was confus...
Lisa Hsu
2006-10-30
add some comments and make the warmup period in a switchover parameterizable.
Lisa Hsu
2006-10-27
factor out common run code from se.py and fs.py.
Lisa Hsu