index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
common
/
Simulation.py
Age
Commit message (
Expand
)
Author
2011-04-04
Sim: Fix Simulation.py to allow more than 1 core for standard switching.
Anthony Gutierrez
2010-11-17
Config: Change misleading "cycle" message to say "tick".
Gabe Black
2010-08-17
misc: add some AMD copyright notices
Steve Reinhardt
2010-08-17
sim: fold checkpoint restore code into instantiate()
Steve Reinhardt
2010-08-17
configs: clean up checkpoint code in Simulation.py
Steve Reinhardt
2010-08-17
sim: make Python Root object a singleton
Steve Reinhardt
2010-07-05
util: add a script for testing checkpointing
Steve Reinhardt
2009-11-18
m5: Added option to take a checkpoint at the end of simulation
Brad Beckmann
2009-09-22
python: Move more code into m5.util allow SCons to use that code.
Nathan Binkert
2009-09-16
configs: add maxinsts option on command line
Korey Sewell
2009-05-05
cpus: fix cpu progress event
Korey Sewell
2009-04-21
Minor tweaks for future Ruby compatibility.
Steve Reinhardt
2009-02-10
Configs: Add support for the InOrder CPU model
Korey Sewell
2009-01-30
Errors: Print a URL with a hash of the format string to find more information...
Ali Saidi
2008-03-15
Simpoints: Fix regression bug/Don't set process.simpoint, if simpoint doesn't...
Ali Saidi
2008-02-29
Error out if -s is used without --caches (instead of saying you must specify a
Lisa Hsu
2008-02-29
Configs: Make sure options don't conflict
Ali Saidi
2008-02-28
Configs: Fix some bugs we introduced in the simpoints code
Ali Saidi
2008-02-27
Configs: Make using Simpoints easier with some config files that support them...
Rick Strong
2008-02-22
add instruction count fast forwaing and max instruction options
Vilas Sridharan
2008-02-14
Configs: Change Simulation.py to return a subclass of the CPU models rather t...
Ali Saidi
2007-12-18
Checkpointing: Fix a bug in the simulation script when restoring without stan...
Ali Saidi
2007-11-03
Checkpoint: Use checkpoint_dir, if that is not set use outdir (-d), and if th...
Ali Saidi
2007-10-25
Checkpoints: Change Simulation.py to not go crazy if the simulation ends befo...
Ali Saidi
2007-09-12
Checkpointing: Fix directory regex
Ali Saidi
2007-09-12
Checkpointing: Force drain/resume when switching a CPU
Ali Saidi
2007-03-06
Move all of the parameters of the Root SimObject so they are
Nathan Binkert
2007-01-30
fix some checkpointing annoyances
Ali Saidi
2006-11-26
Include check for making sure caches are enabled.
Kevin Lim
2006-11-09
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-11-09
Clean up config scripts to not have to worry about attaching a cache only to ...
Kevin Lim
2006-11-08
simplify maxtick parsing in both the python and the c++.
Lisa Hsu
2006-11-08
change to os.path.join like nate wanted.
Lisa Hsu
2006-11-01
factor some more commone code and enable going from checkpoint into arbitrary...
Lisa Hsu
2006-11-01
make it so that you can do a standard switch without the caches option. this...
Lisa Hsu
2006-11-01
change name of 2nd switch_cpu so that ckpt recovery with multiple cpus doens'...
Lisa Hsu
2006-10-31
Fix up configs.
Kevin Lim
2006-10-30
se.py, fs.py:
Lisa Hsu
2006-10-30
ensure that there is a "/" between the cptdir and the cpt.%d.
Lisa Hsu
2006-10-30
decouple the switch option from the warmup period option - parsing was confus...
Lisa Hsu
2006-10-30
add some comments and make the warmup period in a switchover parameterizable.
Lisa Hsu
2006-10-27
factor out common run code from se.py and fs.py.
Lisa Hsu