index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
common
Age
Commit message (
Expand
)
Author
2012-11-02
Partly revert [4f54b0f229b5] and move draining to m5.changeToTiming
Andreas Sandberg
2012-10-30
config: Unify caches used in regressions and adjust L2 MSHRs
Andreas Hansson
2012-10-26
config: Fix the cache class naming in regression scripts
Andreas Hansson
2012-10-25
config: Use SimpleDRAM in full-system, and with o3 and inorder
Andreas Hansson
2012-10-25
config: Use shared cache config for regressions
Andreas Hansson
2012-10-15
Mem: Use cycles to express cache-related latencies
Andreas Hansson
2012-10-15
Regression: Use CPU clock and 32-byte width for L1-L2 bus
Andreas Hansson
2012-09-25
Cache: add a response latency to the caches
Mrinmoy Ghosh
2012-09-19
AddrRange: Simplify AddrRange params Python hierarchy
Andreas Hansson
2012-09-12
Standard Switch: Drain the system before switching CPUs
Joel Hestness
2012-09-11
Checkpoint: Pass maxtick to avoid undefined variable
Andreas Hansson
2012-09-09
se.py: support specifying multiple programs via command line
Nilay Vaish
2012-08-22
Bridge: Remove NACKs in the bridge and unify with packet queue
Andreas Hansson
2012-08-21
Checkpoint: Fix broken checkpointing functionality
Andreas Hansson
2012-08-15
configs: add option for repeatedly switching back-and-forth between cpu types.
Anthony Gutierrez
2012-08-06
Simulation.py: move code related to checkpointing to functions
Nilay Vaish
2012-08-06
Config: change how cpu class is set
Nilay Vaish
2012-07-23
Config: Use clock option in se/fs script and pass to switch_cpus
Andreas Hansson
2012-06-11
configs: add run scripts for ics/gb versions of android and bbench
Anthony Gutierrez
2012-06-07
Config: Remove setMipsOptions
Nilay Vaish
2012-06-07
Config: changes to a couple of error msgs
Nilay Vaish
2012-05-31
Bus: Split the bus into a non-coherent and coherent bus
Andreas Hansson
2012-05-03
Config: Fix help msg for option --mem-size
Jayneel Gandhi
2012-04-16
Config: Add command line options for disk image and memory size
Jayneel Gandhi
2012-04-06
MEM: Enable multiple distributed generalized memories
Andreas Hansson
2012-04-05
Config: corrects the way Ruby attaches to the DMA ports
Nilay Vaish
2012-03-28
Config: Change the way options are added
Nilay Vaish
2012-03-27
Config: Move setWorkCountOptions() to Simulation.py
Nilay Vaish
2012-03-16
FSConfig.py: fix a typo makeLinuxAlphaRubySystem
Nilay Vaish
2012-03-09
ARM: Fix memory starting at non-zero address and exceeding max mem for a system.
Ali Saidi
2012-03-09
CheckerCPU: Make CheckerCPU runtime selectable instead of compile selectable
Geoffrey Blake
2012-03-01
ARM: Add support for Versatile Express extended memory map
Ali Saidi
2012-03-01
x86: Fix switching of CPUs
Nilay Vaish
2012-03-01
Config: make option ruby available always
Nilay Vaish
2012-02-26
Make the IO bridge accept address headed to all the local APICs.
Gabe Black
2012-02-14
Script: Fix the scripts that use the num_cpus cache parameter
Andreas Hansson
2012-02-13
MEM: Introduce the master/slave port roles in the Python classes
Andreas Hansson
2012-02-12
configs: fix minor config bugs posted on the mailing list
Ali Saidi
2012-02-12
prefetcher: Make prefetcher a sim object instead of it being a parameter on c...
Mrinmoy Ghosh
2012-02-05
X86: Rename the bridge which allows commnication back to the local APICs.
Gabe Black
2012-01-28
SE/FS: Get rid of FULL_SYSTEM in the configs directory
Gabe Black
2012-01-28
SE/FS: Make SE vs. FS mode a runtime parameter.
Gabe Black
2012-01-26
configs: actually add ARMv7a-like cpu/cache file
Ronald Dreslinski
2012-01-26
configs: A more realistic configuration of an ARM-like processor
Ronald Dreslinski
2012-01-23
Config: Enable using O3 CPU and Ruby in SE mode
Nilay Vaish
2012-01-17
MEM: Removing the default port peer from Python ports
Andreas Hansson
2012-01-17
MEM: Make the bus bridge unidirectional and fixed address range
Andreas Hansson
2012-01-17
MEM: Add port proxies instead of non-structural ports
Andreas Hansson
2012-01-11
Config: Add support for restoring using a timing CPU
Nilay Vaish
2012-01-10
Config: Remove short option string for cpu type
Nilay Vaish
[next]