index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
common
Age
Commit message (
Expand
)
Author
2014-01-28
x86: add a warning about the number of memory controllers
Nilay Vaish
2014-01-27
config: allow more than 3GB of memory for x86 simulations
Nilay Vaish
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers
2014-01-03
config, x86: move kernel specification from tests to FSConfig.py
Steve Reinhardt
2013-11-15
cpu: allow the fetch buffer to be smaller than a cache line
Anthony Gutierrez
2013-10-17
util: Streamline .apc project convertsion script
Dam Sunwoo
2013-10-17
arm, config: Fix a small issue with the dtb file being specified
Ali Saidi
2013-10-09
config: correct example ruby scripts
Nilay Vaish
2013-09-30
x86: Add support for m5ops through a memory mapped interface
Andreas Sandberg
2013-09-30
config: Add a 'kvm' CPU alias
Andreas Sandberg
2013-09-11
config: Initialize and check cpt_starttick
Joel Hestness
2013-08-26
ARM: Fix configuration files for bare-metal binaries.
Ali Saidi
2013-08-19
config: Command line support for multi-channel memory
Andreas Hansson
2013-08-19
power: Add voltage domains to the clock domains
Akash Bagdia
2013-08-19
config: Move the memory instantiation outside FSConfig
Andreas Hansson
2013-07-18
Configs: Fix up maxtick and maxtime
Joel Hestness
2013-07-18
config: Update script to set cache line size on system
Andreas Hansson
2013-06-28
configs: rearrange the available options in Options.py
Nilay Vaish
2013-06-27
sim: Add the notion of clock domains to all ClockedObjects
Akash Bagdia
2013-06-27
config: Rename clock option to Ruby clock
Akash Bagdia
2013-06-27
config: Add a system clock command-line option
Akash Bagdia
2013-06-27
config: Add a CPU clock command-line option
Akash Bagdia
2013-06-03
config: Add missing CPUs to --restore-with-cpu
Andreas Sandberg
2013-05-30
mem: More descriptive DRAM config names
Andreas Hansson
2013-05-30
mem: Add a LPDDR3-1600 configuration
Andreas Hansson
2013-05-30
mem: Avoid explicitly zeroing the memory backing store
Andreas Hansson
2013-05-14
cpu: remove local/globalHistoryBits params from branch pred
Anthony Gutierrez
2013-04-22
config: Add a mem-type config option to se/fs scripts
Andreas Hansson
2013-04-22
cpu: generate SimPoint basic block vector profiles
Dam Sunwoo
2013-04-09
Configs: Fix handling of maxtick and take_checkpoints
Joel Hestness
2013-03-28
x86: create space in bios memory map
Nilay Vaish
2013-03-22
config: return exit event instead of cause
Nilay Vaish
2013-02-20
config: Fix --prog-interval command line option
Ali Saidi
2013-02-15
options: add command line option for dtb file
Anthony Gutierrez
2013-02-15
config: Remove O3 dependencies
Andreas Sandberg
2013-02-15
config: Move CPU handover logic to m5.switchCpus()
Andreas Sandberg
2013-02-15
config: Cleanup CPU configuration
Andreas Sandberg
2013-02-15
cpu: Add CPU metadata om the Python classes
Andreas Sandberg
2013-02-10
config: Don't call sys.exit in interactive mode in run()
Andreas Sandberg
2013-01-31
mem: Add DDR3 and LPDDR2 DRAM controller configurations
Andreas Hansson
2013-01-24
branch predictor: move out of o3 and inorder cpus
Nilay Vaish ext:(%2C%20Timothy%20Jones%20%3Ctimothy.jones%40cl.cam.ac.uk%3E)
2013-01-08
config: Fix issue with changeset: a4739b6f799d.
Ali Saidi
2013-01-08
util: add m5_fail op.
LluĂs Vilanova
2013-01-07
cpu: Rename defer_registration->switched_out
Andreas Sandberg
2013-01-07
config: Do not use hardcoded physmem in fs script
Andreas Hansson
2012-12-06
TournamentBP: Fix some bugs with table sizes and counters
Erik Tomusk
2012-11-19
config: Fix description of checkpoint option from cycle to tick
Andreas Hansson
2012-11-02
python: Rename doDrain()->drain() and make it do the right thing
Andreas Sandberg
2012-11-02
Partly revert [4f54b0f229b5] and move draining to m5.changeToTiming
Andreas Sandberg
2012-10-30
config: Unify caches used in regressions and adjust L2 MSHRs
Andreas Hansson
[next]